FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Introducing Altera's 40-nm Portfolio with Stratix IV FPGAs and HardCopy IV ASICs

Home > Products > Literature > Introducing Altera's 40-nm Portfolio with Stratix IV FPGAs and HardCopy IV ASICs
    

Download Software & Start Designing Now

View the 40-nm Portfolio Webcast

View the 40-nm FPGA & 8.5-Gbps Video

With Altera’s new 40-nm portfolio, you don’t have to settle for one benefit over another—you can think AND, not OR. New Stratix® IV FPGAs, HardCopy® IV ASICs, Quartus® II software v8.0 , and IP solutions provide:

  • The highest density, highest performance, AND the lowest power devices
  • The benefits of FPGAs AND the benefits of ASICs
  • Design software with the highest performance, highest logic utilization, AND fastest compile times
  • Earliest access to 40-nm technology AND a low-risk path to production

Stratix IV FPGAs and HardCopy IV ASICs, both available with transceiver options, enable new levels of system-on-a-chip integration. Combined with Quartus II productivity tools and technology solutions, Altera’s 40-nm portfolio meets or exceeds the requirements of high-end digital systems in wireless, wireline, military, broadcast, and other markets. Watch the webcast to learn more.

Take the Next Step

  • Download Quartus II Software & Start Designing Now
  • View the “Introducing Altera’s 40-nm Portfolio” Webcast
  • View the 40-nm FPGA & 8.5-Gbps Video
  • Get details on Stratix IV FPGAs
  • Get details on Stratix IV FPGAs
  • Get details on HardCopy IV ASICs
  • Download the Stratix IV FPGA Handbook
  • Download the Quartus II Software Handbook
  • Get Free Stratix IV Training

 

Stay Informed—Subscribe to Product Announcement/Update Emails

Rate This Page


  • Overview
    • Brochures
    • Conference Papers
    • Design Contest Papers
    • Device Selector Guides
    • Solution Sheets
    • White Papers
  • By End Market
    • Automotive
    • Broadcast
    • Consumer
    • Medical
    • Military
  • Device Documentation
    • Stratix IV (E, GX, GT)
    • Stratix III (L and E)
    • Stratix II GX
    • Stratix II
    • Stratix GX
    • Stratix
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III (and LS)
    • Cyclone II
    • Cyclone
    • MAX II (and G, Z)
    • MAX 3000A
    • MAX 7000
    • HardCopy IV (E and GX)
    • HardCopy III
    • HardCopy II
    • Automotive-Grade Devices
    • Configuration Devices
    • Mature Devices
    • Packaging
  • Design Tools
    • Quartus II
    • SOPC Builder
    • System-Level Software
    • MAX+PLUS II
  • IP/Embedded Processors
    • IP and Megafunctions
      • Embedded Processors
      • Interfaces and Peripherals
      • DSP
      • Communications
    • Nios II Processor
    • Nios Processor
  • By Technology
    • DSP Handbook
    • External Memory Interfaces
  • Development Kits/Cables
    • Development Kits
    • Programming Cables
  • By Type
    • Advisories/PCNs/PDNs
    • Application Briefs
    • Application Notes
    • Brochures
    • Conference Papers
    • Data Sheets
    • Design Content Papers
    • Device Selector Guides
    • Errata Sheets
    • Functional Specifications
    • Manuals
    • Pin Connection Guidelines
    • Pin-Outs
    • Release Notes
    • Reliability Report
    • Solution Sheets
    • Technical Briefs
    • Tutorials
    • User Guides
    • White Papers
  • Technical Updates
    • View Recent Technical Updates
    • Subscribe/Manage
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates