Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  About Us   |   Customer Successes   |   Partners   |   Newsroom   |   Investor Relations   |   Environmental   |   Jobs   |   Contact Us  

 About Altera
      Fact Sheet
      Community Relations
      Newsroom Contacts
  
 Press Releases
      Corporate Releases
      Product Releases
      Financial Releases
   Press Releases Archive
          2007
          2006
          2005
          2004
          2003
          2002
          2001
          2000
          1999
          1998
          1997
          1996
  
 Press Library
      Altera in the News
      Event Presentations
      White Papers
      Virtual Press Kits
      Webcasts
  

For Release: February 19, 2002

Stratix Devices Offer Unprecedented Memory in PLDs

Altera Delivers Three Times More Memory Than Any Other PLD in the Industry

San Jose, Calif., February 19, 2002 -- The recently unveiled Stratix device family features a groundbreaking memory structure called TriMatrix Memory that delivers three times more RAM than the closest competitor, Altera Corporation (Nasdaq: ALTR) announced today. With up to 10 Mbits of RAM and up to1650 embedded memory blocks, this new memory structure represents a significant breakthrough in on-chip memory technology and offers the largest memory-to-logic ratio of any programmable logic device (PLD) in the industry.

"The combination of excellent performance and abundant memory resources intelligently allocated via the TriMatrix memory structure makes Stratix PLDs an attractive option for system-level design," said Rich Corely, founder and executive vice president of technology at Pirus Networks. "The PSX-1000, our Storage Utility Switch based on a complex, memory intensive-architecture, demonstrates significant performance gains in the Stratix devices when compared to other programmable logic offerings."

To meet the memory, functionality and performance needs of Altera's customers, the TriMatrix memory structure consists of three sizes of embedded RAM blocks, each targeted for a different class of applications. It also can be configured to support a wide range of features.

  • MegaRAM blocks (512-Kbit) - an industry first; up to twelve MegaRAM blocks for storage-intensive applications such as IP packet buffering, system cache, video frame buffers and processor code storage.
  • M512 blocks (512-bits) - up to 1,118 small memory blocks for clock domain buffering, DSP shift registers, general purpose first-in first-out (FIFO) and FIR filter delay lines.
  • M4K blocks (4-Kbit) - up to 520 utility blocks for all other general-purpose memory requirements.

All memory blocks include extra parity bits for error control, embedded shift register functionality, mixed width mode, and mixed clock mode support. Additionally, the M4K and MegaRAM blocks support true dual-port mode and byte masking for advanced write operations. Designers can also visit the new Memory Solution Center at http://www.altera.com/memory to access all the latest information on Altera's Memory Solutions from a central on-line location.

Steve Mensor, Altera's senior director of product marketing explains, "Since on-chip memory is used in a wide variety of industries, ranging from networking and wireless to consumer electronics and video imaging, our customers were clamoring for more. As a result of the significant increase in memory capacity, flexibility and performance that the TriMatrix structure delivers, Altera's PLDs can now address more applications than ever before."

For more information about the TriMatrix memory structure in Stratix PLDs, visit http://www.altera.com/products/devices/stratix/features/stx-trimatrix.html.

About Stratix Devices

Stratix devices are based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities ranging from 10,570 to 114,140 logic elements (LEs) and up to 10 Mbits of RAM. Stratix devices offer up to 28 DSP blocks with up to 224 embedded multipliers, optimized for DSP applications that require high data processing. Stratix devices support various differential I/O electrical standards such as LVDS, LVPECL, PCML, and HyperTransport, as well as high-speed interfaces, including UTOPIA IV, SPI-4 Phase 2, SFI-4, 10G Ethernet XSBI, RapidIO, HyperTransport, and others. Stratix devices also offer a complete clock management solution with its hierarchical clock structure and up to 12 phase-locked loops (PLLs). More technical information about the Stratix device family is available at http://www.altera.com/stratix.

For more information about the Stratix device family including a product backgrounder, answers to frequently asked questions and to read what customers are saying about Stratix, visit: http://www.altera.com/corporate/news_room/nr-index.html.

About Altera

Altera Corporation (Nasdaq: ALTR) is the world's pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at http://www.altera.com.

###

Editor Contacts:

Bruce Fienberg
Altera Corporation
(408) 544-6397
newsroom@altera.com
 

  Please Give Us Feedback