Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  About Us   |   Customer Successes   |   Partners   |   Newsroom   |   Investor Relations   |   Environmental   |   Jobs   |   Contact Us  

 About Altera
      Fact Sheet
      Community Relations
      Newsroom Contacts
  
 Press Releases
      Corporate Releases
      Product Releases
      Financial Releases
   Press Releases Archive
          2007
          2006
          2005
          2004
          2003
          2002
          2001
          2000
          1999
          1998
          1997
          1996
  
 Press Library
      Altera in the News
      Event Presentations
      White Papers
      Virtual Press Kits
      Webcasts
  

For Release: November 18, 2003

***MEDIA ALERT***

FPGA-Based Products Highlight Altera Performance Benefits at SDR Forum

What:

At the SDR Forum, Altera will demonstrate how the hardware flexibility provided by programmable logic is key to delivering the performance required by software-defined radio (SDR) products.  As an example, General Dynamics Decision Systems’ software-defined Combat Search and Rescue (CSAR) radio is equipped with Altera FPGAs.  The CSAR radio is a small, hand-held transceiver that has become the worldwide standard for Combat Search and Rescue communications.  Forum attendees can further explore Altera FPGA-based SDR solutions by visiting General Dynamics Decision Systems’ booth (booth #23), that will feature the CSAR radio and the US Navy’s Digital Modular Radio (DMR), which is also powered by Altera FPGAs.

Altera and General Dynamics Decisions Systems will jointly present a paper on developing FPGA cores for SDR, and Altera will present a separate paper on using FPGA co-processors in SDR architectures.  Details on these paper presentations are below.

  • Synthesizing FPGA Cores for Software-Defined Radio
    Advances in integrated digital signal processing (DSP) functions within FPGA architectures now exceed the performance that can be achieved with stand-alone DSP processors.  This paper describes an overall SDR design that implements DSP core functions by applying the parameterizable requirements that generate the specific functions for various communications waveforms.  The integration process, command and control interfaces, data structures, and signal flow of such an implementation are all detailed.  It will be presented in:

    Poster Session #10
    Nov. 19, 2003
    11:30 a.m. to 1:30 p.m.

  • Using FPGA Co-Processors in Software-Defined Radio System Architectures
    SDR systems require flexibility, long life-cycles, low cost and low power requirements.  This paper describes an SDR architecture based on a combination of processors and FPGA co-processors and details the benefits of this approach, which delivers a fully programmable architecture capable of providing the high signal-processing performance and other capabilities required for an optimal SDR system design.  It will be presented in:

    Poster Session #9
    Nov. 18, 2003
    11:30 a.m. to 1:30 p.m.

 

When:

SDR Forum 2003, Nov. 17-19, 2003

 

Where:

Booth #28
Disney’s Contemporary Resort
Orlando, Fla.

 

For Additional Information:

 

http://www.altera.com/education/events/northamerica/evt-events_northamerica.html

###


Editor Contacts:
 
Martin S. Won
Altera Corporation
(408) 544-6397
newsroom@altera.com


  Please Give Us Feedback