Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  About Us   |   Customer Successes   |   Partners   |   Newsroom   |   Investor Relations   |   Environmental   |   Jobs   |   Contact Us  

 About Altera
      Fact Sheet
      Community Relations
      Newsroom Contacts
  
 Press Releases
      Corporate Releases
      Product Releases
      Financial Releases
   Press Releases Archive
          2007
          2006
          2005
          2004
          2003
          2002
          2001
          2000
          1999
          1998
          1997
          1996
  
 Press Library
      Altera in the News
      Event Presentations
      White Papers
      Virtual Press Kits
      Webcasts
  

For Release: November 09, 2005

***MEDIA ALERT***

Altera's Dr. Misha Burich to Present SDR Forum Keynote Address on FPGAs and System-Level Optimization

San Jose, Calif., November 9, 2005—

What:

Dr. Misha Burich, Altera Corporation's (NASDAQ: ALTR) senior vice president of software and systems engineering, will deliver the keynote address at SDR Forum this year. He will discuss FPGA design methodologies for system-level optimization within military and wireless applications.

These FPGA-based methodologies enable designers to focus on refining design at the system level while streamlining design implementation. They extend the modern back-end register transfer level (RTL) design flow used for FPGAs by integrating higher-level languages and tools, embedded processors and intellectual property (IP) cores. Technical experts from Altera will also deliver presentations on power management, hardware acceleration and design security.

In addition, Altera will be showcasing the following demonstrations in booth 211 on the exhibition floor:

  • A reconfigurable multi-standard equalizer created using high-level FPGA design methodologies
  • A WiMAX platform utilizing the hardware co-simulation feature of Altera’s DSP Builder design software to verify operation of the RTL reference design from a system-level perspective

When:

Keynote address, Tuesday, November 15, 2005 at 8:30 a.m.

Table 1. Event Agenda
Time Place Event
Tuesday, November 15, 2005
8:30 - 9:20 a.m. Royal Ballroom Keynote Address: FPGA and Structured ASIC Design Methodologies for SDR Applications
Dr. Misha Burich, Senior Vice President of Software & Systems Engineering
1:30 - 4:00 p.m. Plaza Terrace Paper: Low-Power Software-Defined Radio Using FPGAs
Joel Seely, Technical Manager
Thursday, November 17, 2005
9:30 - 11:30 a.m. Plaza Terrace Paper: Power Comparison of Architectural Choices on Waveform Development
Joel Seely, Technical Manager
9:30 - 11:30 a.m. Royal Ballroom A Paper: Design Security with Waveforms
Jie Feng, Product Line Manager
1:30 - 4:00 p.m. Plaza Terrace Paper: The Use of Hardware Acceleration in SDR Waveforms
David Lau, Software Engineer

Where:

Hyatt Regency Orange County
11999 Harbor Blvd. 
Booth 211
Garden Grove, CA 92840

For additional show information visit:  www.sdrforum.org/sdr05/main.html

###


Editor Contacts:
 
Bruce Fienberg
Altera Corporation
(408) 544-6397
newsroom@altera.com


  Please Give Us Feedback