External Memory Device Interfaces in Stratix GX FPGAs

Altera^® Stratix™ GX devices address increasing memory bandwidth requirements in two ways: by providing customers with abundant on-chip memory resources with the TriMatrix™ memory structure and through additional off-chip data storage with support for external memory interfaces. Users can connect Stratix GX devices to a wide range of the latest memory devices from leading vendors such as Micron Technology, Integrated Device Technology, and Samsung Electronics. Using a comprehensive, industry-leading solution—flexible Stratix GX devices and customizable intellectual property (IP)—designers can integrate high-density memory devices into complex system designs without degrading data access performance or increasing development time.

The rapid deployment of next-generation system architectures is accompanied by an increasing demand for total system memory bandwidth, which pushes I/O bandwidth and processing power requirements to new levels. New memory-intensive applications have prompted memory device makers to develop larger, more feature-rich devices that are capable of high-speed data transfer. As each designer's application requires specialized capabilities and features, memory devices have proliferated, each focusing on a specific aspect (such as speed, cost, or size).

Stratix GX devices support a wide variety of cutting-edge memory interfaces, as summarized in Table 1. More information about these memory device types can be found on the SRAM and DRAM web pages.

Note:

1. Memory Solutions Center - DDR SDRAM provides access to technical documentation, IP cores and reference designs, software and tool support, demo boards, characterization report, presentations and articles on DDR SDRAM.

Optimized for Performance

Stratix GX devices are designed to reliably transfer data to and from external memory devices. Stratix GX devices include dedicated I/O features that ensure that all timing requirements are met and that performance is maximized. These features are outlined in Table 2.

The Stratix GX IOE is shown in Figure 1.

Figure 1: Stratix GX Device I/O Circuitry

In addition to the I/O interface-specific features, Stratix GX devices maximize memory interface performance using general-purpose programmable logic features as outlined in Table 3.

IP Optimized for Stratix GX Devices

Altera offers fully customizable IP megafunction controller cores developed and tested by Altera and Altera Megafunction Partners Program (AMPP^SM) partners, available at the IP MegaStore™ web site. Altera also offers several memory controller design examples for users designing their own custom memory interfaces. These megafunctions will allow designers to quickly and easily incorporate the latest semiconductor memory technologies into their Stratix GX designs using an intuitive graphical user interface (GUI) from within the Quartus^® II software.

Altera and AMPP Partners controller IP megafunctions:

• SDR SDRAM Memory Controller 
• DDR SDRAM Memory Controller 

Related Links

• Memory Solutions Center – DDR SDRAM 
• System Tests between Stratix and Micron DDR SDRAM DIMM 
• SRAM Support in Stratix GX Devices
• DRAM Support in Stratix GX Devices 
• TriMatrix Memory in Stratix GX Devices 
• Memory Solutions Center 
• Using TriMatrix Embedded Memory Blocks in Stratix & Stratix GX Devices chapter of the Stratix Device Handbook 
• AN 210: Converting Memory from Asynchronous to Synchronous for Stratix & Stratix GX Designs 
• AN 349: QDR SRAM Controller Reference Design for Stratix & Stratix GX Devices 
• Double Data Rate I/O Signaling in Stratix & Stratix GX Devices chapter of the Stratix Device Handbook