Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar

On-Line Demonstrations    Design Software           Quartus II Overview           Basic FPGA/CPLD Design           Design Flows           Design Optimization           Reducing Design Cycles           Verification       Embedded Processors

Home > Education & Events > Demonstrations > Design Software > Reducing Design Cycles Print This Page Subscribe to Email Quartus II Software Online Demonstrations—Reducing Design Cycles Quartus® II software provides many features to help reach timing closure faster. The demonstrations in Table 1 give an overview of some of the features available in Quartus II software to reduce overall design cycles. Table 1. Resources for Reducing Design Cycles Topics Self-Running Demonstrations (Playing Time) Documentation Training Courses Solutions/ Technical Support Incremental Compilation and Team-Based Design (9 minutes 47 seconds) Quartus II Incremental Compilation (PDF) chapter of the Quartus II Development Software Handbook The Quartus II Software Design Series: Optimization(Instructor-led, 1 day) Introduction to Incremental Compilation(Online, 2 hours) Best Practices for Incremental Partitions and Floorplan Assignments - part 1 of 2  (Online, 1 hour) Best Practices for Incremental Partitions and Floorplan Assignments - part 2 of 2  (Online, 1 hour) Integrated Cross Probing (5 minutes 32 seconds) Design Implementation and Optimization (PDF) volume of the Quartus II  Development Software Handbook Analyzing Synthesis Results with the Quartus II RTL and Technology Map Viewers (PDF) section of the Quartus II Development Software Handbook The Quartus II Software Design Series: Foundation(Instructor-led, 1 day) The Quartus II Software Design Series: Foundation(Online, 8 hours) Chinese Version: The Quartus II Software Design Series: Foundation(Online, 8 hours) The Quartus II Software Design Series: Verification(Instructor-led, 1 day) Using I/O Assignment Analysis to Validate Pin Assignments Early (4 minutes 4 seconds) I/O Management (PDF) chapter of the Quartus II Development Software Handbook Design Planning Guidelines for High-Density FPGAs (Online, 1 hour) I/O Management (Online, 1hour) The Quartus II Software Design Series: Foundation(Instructor-led, 1 day) The Quartus II Software Design Series: Foundation(Online, 8 hours) Chinese Version: The Quartus II Software Design Series: Foundation(Online, 8 hours) The Quartus II Software Design Series: Verification(Instructor-led, 1 day) The Quartus II Software Design Series: Optimization(Instructor-led, 1 day) Early Pin Planning with Pin Planner in the Quartus II Software  (Online, 0.5 hours) Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Training Courses | University Program | Webcasts | Demonstrations | Events Calendar  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation