See How Altera FPGAs Add Value to Your Embedded Design
Visit Altera at the Embedded Systems Conference (ESC) Silicon Valley, where leading companies showcase cutting-edge hardware, software, tools, and the full spectrum of system components. By attending, you will learn relevant new skills, meet and talk with vendors, network with peers, and develop new strategic partnerships—all under one roof, at one time.
- Think Flexibility
- Flexible feature set, performance, and cost
- True hardware and software co-design
- Think Productivity
- Concept to system in minutes
- Think Low Power
- GHz performance at mWatt power
- Intelligent power management
- Zero-power MAX® IIZ CPLDs
Demonstrations and Presentations
In Booth 2034, Altera will be demonstrating its industry-leading Nios II processors, its productivity enhancing FPGAs, and the latest advances in its SOPC Builder system development tools.
Visit Altera's 90-Minute Sponsored Sessions to learn how Altera and Altera's partners can help you to accelerate your embedded designs. You'll discover how quickly your concepts can become reality using Altera® FPGAs, and see presentations and live demonstrations on several innovative technology topics including:
Intelligent Power Management of FPGA Designs – Presented by Steven Kravatsky
Tuesday, April 15, 2008 8:30am -10:00am
Tuesday, April 15, 2008 2:30pm - 4:00pm
This session shows you how to create embedded systems using solutions from Altera and Linear Technology that are power efficient and run off batteries. Learn how to dynamically modify FPGA power utilization using intelligent power management software.
Designing Embedded Systems with FPGAs – Presented by Rodney Frazer
Tuesday, April 15, 2008 10:30am -12:00pm
Tuesday, April 15, 2008 4:30pm - 6:00pm
This session shows you how to create embedded systems implemented in programmable logic. Learn how to build a processor-based hardware system and run software on it. See how quick and easy it is to build entire systems using Altera’s SOPC Builder tool to configure and integrate hardware intellectual property (IP) blocks.
| See the Nios II Embedded Evaluation Kit with drop-in design examples: |
 |
- Networking
- Remote Configuration
- LCD Control
- Hardware Acceleration
|
|
Literature
> 
