Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar  

 Events by Region
   North America Events
          Past Events
   Europe Events
   Japan Events
   Asia Events
  

2003 MAPLD International Conference

Date: September 9 to 11, 2003
Altera® Featured Technology: HardCopy Stratix™ FPGAs, digital signal processing (DSP) on Stratix™ devices, SOPC Builder
Location: Ronald Reagan Building and International Trade Center, Washington, DC
Region:
North America Events
Event URL: www.klabs.org/richcontent/MAPLDCon03/MAPLDCon03.html

Event Details

The sixth-annual Military and Aerospace Programmable Logic Device (MAPLD) International Conference will present papers on programmable devices and technologies, as well as digital engineering and related fields. Paper topics include:

  • Devices
  • Technologies
  • Logic design
  • Flight applications
  • Fault tolerance
  • Usage
  • Reliability
  • Radiation susceptibility
  • Encryption applications of programmable devices
  • Processors
  • Adaptive computing systems in military and aerospace systems

Special themes for 2003 include:

  • Reliability of hardware and designs
    • Long-term missions
    • Fault tolerance
  • Hardware & software: The Line Is Blurring
  • Radiation hardening by design
  • DSP & programmable devices

Altera Featured Technology

Military electronics designers, who are choosing to use FPGAs to replace custom ASICs and ASSPs for development and production, are finding that Altera's HardCopy Stratix and Stratix devices meet their needs. These devices offer advanced system-level features such as DSP blocks and soft multipliers, TriMatrix™ memory, gigabit transceiver blocks that support advanced I/O standards and protocols, and Terminator™ technology. For systems requiring embedded processors, designers can instantiate the Nios® embedded processor on-chip, as well. For high-volume applications, mask-programmed HardCopy Stratix devices provide an additional solution, enabling lower cost and higher performance without the risk associated with traditional ASICs.   

Altera’s featured abstracts will include:

  • HardCopy: The Alternative to High Risk & High NRE ASICs
  • Digital Signal Processing with Altera Stratix FPGAs
  • When Worlds Collide: Embedded Systems in FPGAs

Conference & Expo Site Information

Ronald Reagan Building and International Trade Center
1300 Pennsylvania Avenue, NW
Washington, DC  20004

Tel: 202-312-1300
Toll-free: 1-888-393-3306
Fax: 202-312-1310

URL: www.itcdc.com

Related Links

For more information regarding Altera's devices, please e-mail jcbouzig@altera.com

  Please Give Us Feedback