 |
Date: July 16 & 17, 2002 Altera® Featured Technology: Stratix™ devices, Hyper Transport™ technology Location: Silicon Valley Conference Center, San Jose, CA Region: North America Events Event URL: http://www.platformconference.com |
High-Performance, Reprogrammable HyperTransport Bridging Applications in FPGAs Presentation
Wednesday, July 17, 2002, 4:00 to 4:30 PM
Eugene Ahn, product marketing engineer in Altera's Intellectual Property Business Unit, will participate in the "High-Performance, Re-programmable HyperTransport Bridging Applications in FPGAs" presentation at the Platform Conference's HyperTransport Consortium Developer Tracks. This presentation will focus on the high-performance I/O capabilities that have rapidly become an essential element of today's high-bandwidth system-on-a-programmable-chip (SOPC) designs.
Altera FPGAs are able to minimize time-to-market at the cutting-edge of high-bandwidth applications because of their dedicated serializer/deserializer (SERDES), data alignment and clock management circuitry, in combination with generous on-chip memory for internal data buffering, storage and support for the Atlantic™ interface for interface translation.
Event Details
The Platform Conference offers a unique networking opportunity for developers, architects and industry visionaries. From memory subsystem design to high speed I/O interconnect implementation, the Platform Conference offers vital information on the latest issues facing engineers and developers. Hear the latest on major product announcements, emerging technologies and applications from over 30 of the industry's leading semiconductor and technology vendors.
Altera Featured Technology
Altera continues its industry-leading high-speed differential I/O interface support with Stratix devices. Stratix devices support a wide array of high-speed interface standards for flexibility and fast time-to-market, including the HyperTransport standards, which will be highlighted at the Platform Conference. There will be a brief overview of the technical details of the Stratix device at the Platform Conference and the basic functionality of currently available in MegaCore® intellectual property (IP) functions.
Conference & Expo Site Information
Silicon Valley Conference Center
2161 North First Street
San Jose, CA 95131
For Altera news and announcements, visit the Altera Newsroom.
If you would like someone to contact you regarding Altera's high-speed SOPC solutions, please e-mail workshop@altera.com.
