FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

The Quartus II Software Design Series: Optimization (IDSW140)
8 Hours Instructor-Led Course

Home > Training > Training Courses > Course Catalog > Course

Course Description

You will learn advanced features of the Quartus® II design software v.9.1 that will enable you to shorten your design cycle as well as improve your design performance and utilization. You will use the incremental compilation flow and LogicLock™ regions in the Quartus II software to reduce compile times and preserve performance on selected regions of your designs. You will obtain your design goals in the area of performance, resource usage and power consumption by using design strategies, HDL coding styles and Quartus II software settings. You will also learn how to manage compile times effectively.

At Course Completion

You will be able to:
  • Define physical region constraints for an FPGA design using LogicLock regions
  • Manage user-defined design partitions using the Quartus II incremental compilation flow
  • Apply incremental compilation to the top-down & bottom-up design flows
  • Use Quartus II software settings to improve internal & I/O timing, reduce logic resource usage & lower power consumption
  • Choose recommended HDL coding styles
  • Run Design Space Explorer to select optimal setting for full or partial designs

Prerequisites

We recommend completing the following courses:
  • The Quartus II Software Design Series: Foundation (Instructor-led Training)
  • The Quartus II Software Design Series: Foundation (Online Training)
  • The Quartus II Software Design Series: Timing Analysis
  • TimeQuest Timing Analyzer

Skills Required

  • Experience with PCs and the Windows operating system
  • Completion of "The Quartus II Software Design Series: Foundation" course OR a working knowledge of the Quartus II software
  • Completion of “The Quartus II Sotware Design Series: Timing Analysis” course OR a working knowledge of Synopsys Design Constraints (SDC) and the TimeQuest timing analyzer

Applicable Training Curriculum

This course is part of the following Altera training curriculum:
  • ASIC-to-FPGA Designer
  • FPGA Designer
  • HardCopy Designer
  • Transceivers

Class Schedule

Result Showing 8                                                                                                                                  
Location Dates Price  
San Jose, CA4/15/10$495Register Now
Arrow-Kanata, Ontario4/22/10$495Register Now
Chelmsford, MA4/29/10$495Register Now
Arrow- Hauppauge, NY6/8/10$495Register Now
San Jose, CA6/10/10$495Register Now
Arrow- Rochester, NY6/11/10$495Register Now
Arrow - Mississauga, ON Canada6/17/10$495Register Now
San Diego, CA7/22/10$495Register Now

Training Partners teach similar content in other regions of the world.

Request a class in your region

Rate This Page


  • Select a Course
    • Course Catalog
    • Class Schedule
    • Curricula
      • CPLD Designer
      • FPGA Designer
      • ASIC-to-FPGA Designer
      • HardCopy Designer
      • DSP Designer
      • SOC Designer
      • Embedded HW Designer
      • Embedded SW Designer
      • Transceivers
      • Scripting
    • Search Courses
  • Your Training
    • Manage Your Courses
  • About Altera Training
    • Training Types
    • Training Options
    • Training Partners
    • Training Credits
  • Training Support
    • Training FAQ
    • Training Help
    • myAltera Account Help
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates