FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Advanced I/O System Design (ODSW1108)
1.5 Hours Online Course

Home > Training > Training Courses > Course Catalog > Course

Course Description

This training builds on the topics discussed in "I/O System Design." You will learn about the need for signal integrity simulation & analysis when designing high-speed PCBs. You will learn what simultaneous switching noise (SSN) is and the tools available to reduce or eliminate it. The three types of signal integrity analysis possible with the Quartus® II software v. 9.0 are reviewed. You will learn how to create simulation models, what the double counting problem is that is inherent in model creation & how to solve it. IBIS & HSPICE models are compared. You will learn the design flow for signal integrity with third-party tools including creation & customization of simulation models. Finally, you'll learn recommendations to run & analyze simulations in third-party tools.

At Course Completion

You will be able to:
  • Analyze an FPGA design for SSN & know how to reduce or eliminate SSN
  • Configure the Quartus II software to generate IBIS or HSPICE model files
  • Generate the selected model file type
  • Customize the output file(s) for use in simulations
  • Create & run simulations in Mentor Graphics HyperLynx and Synopsys HSPICE, integrating the simulation models generated
  • Improve the results of signal integrity simulations
  • Use simulation results as a guide for designing the PCB

Prerequisites

We recommend completing the following courses:
  • I/O System Design
  • TimeQuest Timing Analyzer
  • Using the Quartus II Software: An Introduction

Skills Required

  • Completion of “Using the Quartus II Software: An Introduction” OR a basic understanding of the FPGA design flow & the Quartus II software
  • Basic knowledge of board-level signal integrity issues & design techniques (i.e. signal termination techniques, routing constraints, etc.)
  • Familiarity with your third-party board simulation tool of choice (Mentor Graphics HyperLynx, Synopsys HSPICE)

Applicable Training Curriculum

This course is part of the following Altera training curriculum:
  • ASIC-to-FPGA Designer
  • Embedded HW Designer
  • FPGA Designer
  • HardCopy Designer
  • Transceivers

Class Schedule

Result Showing 1                                                                                                                                  
Location Dates Price  
On-lineAny TimeFreeRegister Now

Request a class in your region

Rate This Page


  • Select a Course
    • Course Catalog
    • Class Schedule
    • Curricula
      • CPLD Designer
      • FPGA Designer
      • ASIC-to-FPGA Designer
      • HardCopy Designer
      • DSP Designer
      • SOC Designer
      • Embedded HW Designer
      • Embedded SW Designer
      • Transceivers
      • Scripting
    • Search Courses
  • Your Training
    • Manage Your Courses
  • About Altera Training
    • Training Types
    • Training Options
    • Training Partners
    • Training Credits
  • Training Support
    • Training FAQ
    • Training Help
    • myAltera Account Help
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates