Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar  

 Select a Course
      Course Catalog
      Class Schedule
   Curriculum
      Search Courses
  
 myTraining
      Manage My Courses
  
 About Altera Training
      Training Types
      Training Options
      Training Partners
      Training Credits
  
 Training Support
      Training FAQ
      Training Help
      Altera.com Account Help
  

Early Pin Planning with Pin Planner in the Quartus II Software (ODSW1112)
0.5 Hours Online Course

Course Description

This training will teach you how to be successful with early pin planning for your design cycle using the Quartus® II software v. 7.2. You will learn how to overcome I/O planning challenges. The early pin planning flow will be discussed. This includes: design entry for top level ports, definition of connections, creation of top level HDL files, pin assignments, and validation of pin assignments.

At Course Completion

  • Understand the benefits of early pin planning with the Pin Planner tool
  • Import and edit Altera® Intellectual Property (IP) pin-assignments into Pin Planner
  • Create a top level file in Pin Planner
  • Create and validate pin assignments

Prerequisites

We recommend completing the following courses:

Skills Required

  • Familiarity with the Quartus II Software
  • Some understanding of Hardware Description Languages (Verilog or VHDL)
  • Some understanding of the I/O planning process

Applicable Training Curriculum

This course is part of the following Altera training curriculum:

Class Schedule

Result Showing 1
Location Dates Price  
On-lineAny TimeFreeRegister Now

Request a class in your region

  Please Give Us Feedback
  Sign Up for E-mail Updates