Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar  

 Select a Course
      Course Catalog
      Class Schedule
   Curriculum
      Search Courses
  
 myTraining
      Manage My Courses
  
 About Altera Training
      Training Types
      Training Options
      Training Partners
      Training Credits
  
 Training Support
      Training FAQ
      Training Help
      Altera.com Account Help
  

Constraining and Analyzing Double Data Rate Source Synchronous Interfaces (OMEM1120)
1 Hour Online Course

Course Description

This training provides an introduction to double data rate interfaces and some of the challenges involved in constraining them. You’ll learn about clock and data constraints for inputs and outputs, including two methods of making the constraints. You’ll learn about timing exceptions for the interfaces. Finally, you’ll learn how to analyze source synchronous interface timing with the TimeQuest timing analyzer in the Quartus® II software v. 7.1.

At Course Completion

  • Constrain double data rate source synchronous interfaces with SDC constraints
  • Analyze timing for double data rate source synchronous interfaces with the TimeQuest timing analyzer

Prerequisites

We recommend completing the following courses:

Skills Required

  • Knowledge of static timing analysis concepts
  • Knowledge of source synchronous interface theory
  • Completion of “Validating Performance with the TimeQuest Static Timing Analyzer”

Applicable Training Curriculum

This course is part of the following Altera training curriculum:

Class Schedule

Result Showing 1
Location Dates Price  
On-lineAny TimeFreeRegister Now

Request a class in your region

  Please Give Us Feedback
  Sign Up for E-mail Updates