Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar  

 Select a Course
      Course Catalog
      Class Schedule
   Curriculum
          CPLD Designer
          FPGA Designer
          ASIC-to-FPGA Designer
          HardCopy Designer
          DSP Designer
          SOC Designer
          Embedded HW Designer
          Embedded SW Designer
          High-Speed I/O Designer
          Scripting
      Search Courses
  
 myTraining
      Manage My Courses
  
 About Altera Training
      Training Types
      Training Options
      Training Partners
      Training Credits
  
 Training Support
      Training FAQ
      Training Help
      Altera.com Account Help
  

CPLD Designer Curriculum

A CPLD designer is defined to be a hardware engineer targeting a CPLD (for example, a MAX® II device).

Table Legend
  Required if no prior experience
  Optional
  Suggested
Instructor-led Training Online Training
Introduction to VHDL
(IHDL110)

(8 hours)
or Introduction to Verilog HDL
(IHDL120)

(8 hours)
Basics of Programmable Logic
(ODSW1005)

(1 hour)
The Quartus® II Software Design Series: Foundation
(IDSW110)

(8 hours)
VHDL Basics
(OHDL1110)

(1 hour)
or Verilog HDL Basics
(OHDL1120)

(1 hour)
Advanced VHDL Design Techniques
(IHDL240)

(8 hours)
or Advanced Verilog HDL Design Techniques
(IHDL230)

(8 hours)
The Quartus II Software Interactive Tutorial
(ODSW1050)

(4 hours)
Using the Quartus II Software: An Introduction
(ODSW1100)

(1.5 hours)
简体中文
(OCDSW1100)
or The Quartus II Software Design Series: Foundation
(ODSW1110)

(8 hours)
简体中文
(OCDSW1110)
Using the Quartus II Software: Schematic Design
(ODSW1105)

(0.5 hours)
简体中文
(OCDSW1105)
TimeQuest Timing Analyzer
(ODSW1115)

(1.5 hours)
简体中文
(OCDSW1115)

  Please Give Us Feedback