Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar  

 Select a Course
      Course Catalog
      Class Schedule
   Curriculum
          CPLD Designer
          FPGA Designer
          ASIC-to-FPGA Designer
          HardCopy Designer
          DSP Designer
          SOC Designer
          Embedded HW Designer
          Embedded SW Designer
          High-Speed I/O Designer
          Scripting
      Search Courses
  
 myTraining
      Manage My Courses
  
 About Altera Training
      Training Types
      Training Options
      Training Partners
      Training Credits
  
 Training Support
      Training FAQ
      Training Help
      Altera.com Account Help
  

Embedded HW Designer Curriculum

An embedded hardware designer is a hardware engineer who implements an embedded processor (for example, the Nios® II embedded processor) on an FPGA.

Table Legend
  Required if no prior experience
  Optional
  Suggested

Instructor-led Training Online Training
Introduction to VHDL
(IHDL110)

(8 hours)
or Introduction to Verilog HDL
(IHDL120)

(8 hours)
Developing Software for the Nios II Processor: Tools Overview
(OEMB1120)

(0.5 hours)
简体中文
(OCEMB1120)

(0.5 hours)
The Quartus® II Software Design Series: Foundation
(IDSW110)

(8 hours)
Developing Software for the Nios II Processor: Design Flow
(OEMB1125)

(0.5 hours)
简体中文
(OCEMB1125)

(0.5 hours)
Advanced VHDL Design Techniques
(IHDL240)

(8 hours)
or Advanced Verilog HDL Design Techniques
(IHDL230)

8 hours)
VHDL Basics
(OHDL1110)

(1 hour)
or Verilog HDL Basics
(OHDL1120)

(1 hour)
Designing with the Nios II Processor and SOPC Builder
(IEMB115)

(16 hours)
The Quartus II Software Interactive Tutorial
(ODSW1050)

(4 hours)
Accelerating Software Using the Nios II C2H Compiler
(IEMB240)

(8 hours)
Using the Quartus II Software: An Introduction
(ODSW1100)

(1.5 hours)
简体中文
(OCDSW1100)

(8 hours)
or The Quartus II Software Design Series: Foundation
(ODSW1110)

(8 hours)
简体中文
(OCDSW1110)
Using the Quartus II Software: Schematic Design
(ODSW1105)

(0.5 hours)
简体中文
(OCDSW1105)

(0.5 hours)
I/O Management
(ODSW1107)

(1 hour)

TimeQuest Timing Analyzer
(ODSW1115)

(1.5 hours)
简体中文
(OCDSW1115)

(1 hour)

What’s New in the Quartus II Software Version 8.0
(ODSW1103)

(1 hour)
Early Pin Planning with Pin Planner in the Quartus II Software
(ODSW1112)

(0.5 hours)
Stratix III Devices: Features and Capabilities
(OSIII1110)

(1 hour)
or Cyclone III Devices: Features and Capabilities
(OCIII1110)

(1 hour)
Using SOPC Builder
(OEMB1115)

(1 hour)
简体中文
(OCEMB1115)

(1 hour)
Using the Nios II Processor
(OEMB1110)

(2 hours)
简体中文
(OCEMB1110)

日本語
(OJEMB1110)

(1.5 hours)
Developing Software for the Nios II Processor: Nios II IDE
(OEMB1127)

(0.5 hours)
Developing Software for the Nios II Processor: Debug Primer
(OEMB1130)

(0.5 hours)
简体中文
(OCEMB1130)

(0.5 hours)
Developing Software for the Nios II Processor: HAL Primer
(OEMB1150)

(0.5 hours)
简体中文
(OCEMB1150)

(0.5 hours)
Developing Software for the Nios II Processor: Software Build Flow (Part 1)
(OEMB1135)

(0.5 hours)
Developing Software for the Nios II Processor: Software Build Flow (Part 2)
(OEMB1140)

(0.5 hours)
Developing Software for the Nios II Processor: C2H Fundamentals
(OEMB1155)

(1 hour)
日本語
(OJEMB1155)

(1.5 hours)
Nios II Floating Point Custom Instructions
(OEMB1160)

(0.5 hours)
Developing software for the NIOS II Processor: MMU & MPU
(OEMB1129)

(0.5 hours)

  Please Give Us Feedback