FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Embedded HW Designer Curriculum

Home > Training > Training Courses > Curricula > Embedded HW Designer

An embedded hardware designer is a hardware engineer who implements an embedded processor (for example, the Nios® II embedded processor) on an FPGA.

Before taking this curriculum, Altera recommends reviewing the Design and Support Resources Guide as a starting place to get an overview of all of the collateral, tools, training, resources, and support available to help you throughout your design cycle. If you are new to programmable logic, this guide will help you quickly get started with Altera.

Table Legend
  Required if no prior experience
  Optional
  Suggested

Instructor-led Training Online Training
Best Practices for Maximizing FPGA Design Productivity
(IPRO200)

(16 hours)
Read Me First!
(ORMF1000)

(0.5 hours)
简体中文
(OCRMF1000)

(0.5 hours)
 
Introduction to VHDL
(IHDL110)

(8 hours)
or Introduction to Verilog HDL
(IHDL120)

(8 hours)
VHDL Basics
(OHDL1110)

(1.5 hours)
简体中文
(OCHDL1110)

(1 hour)
  Verilog HDL Basics
(OHDL1120)

(1 hour)
简体中文
(OCHDL1120)

(0.5 hours)
or
The Quartus® II Software Design Series: Foundation
(IDSW110)

(8 hours)
  SystemVerilog with the Quartus II Software
(OHDL1125)

(1 hour)
Advanced VHDL Design Techniques
(IHDL240)

(8 hours)
or Advanced Verilog HDL Design Techniques
(IHDL230)

8 hours)
The Quartus II Software Interactive Tutorial
(ODSW1050)

(4 hours)
Designing with the Nios II Processor and SOPC Builder
(IEMB115)

(16 hours)
Using the Quartus II Software: An Introduction
(ODSW1100)

(1.5 hours)
简体中文
(OCDSW1100)

(1.5 hours)
or The Quartus II Software Design Series: Foundation
(ODSW1110)

(8 hours)
简体中文
(OCDSW1110)

(8 hours)
 
  Using the Quartus II Software: Schematic Design
(ODSW1105)

(0.5 hours)
简体中文
(OCDSW1105)

(0.5 hours)
or Quartus II V9.0 基礎編-1 SettingsとAssignments (OJDSW1111)
(1 hour)
I/O System Design
(ODSW1107)

(2 hours)
Quartus II V9.0 基礎編-2 I/O プランニング (OJDSW1112)
(0.5 hours)
Advanced I/O System Design
(ODSW1108)

(1.5 hours)
简体中文
(OCDSW1108)

(1.5 hours)
TimeQuest Timing Analyzer
(ODSW1115)

(2 hours)
简体中文
(OCDSW1115)

(1 hour)
Quartus II V9.0 基礎編-4 タイミング解析( TimeQuest )
(OJDSW1115)

(1 hour)
What’s New in the Quartus II Software Version 9.1
(ODSW1103)

(1 hour)
Overview of Mentor Graphic's ModelSim Software
(ODSW1120)

(1 hour)
Quartus II V9.0 基礎編-5 EDAシミュレーション(ModelSim Altera)
(OJDSW1114)

(0.5 hours)
and/
or
Simulating Designs with 3rd Party EDA Simulators
(ODSW1122)

(1 hour)
   
Cyclone IV FPGAs: Features & Capabilities
(OCIV1110)

(0.5 hours)
简体中文
(OCCIV1110)

(0.5 hours)
or Stratix III Devices: Features and Capabilities
(OSIII1110)

(1 hour)
or 40nm Stratix IV FPGAs
(OSIV1110)

(0.5 hours)
简体中文
(OCSIV1110)

(0.5 hours)
or Cyclone III Devices: Features and Capabilities
(OCIII1110)

(1 hour)
   
Developing Software for the Nios II Processor: Tools Overview
(OEMB1120)

(0.5 hours)
简体中文
(OCEMB1120)

(0.5 hours)
and/
or
Industrial Ethernet Solutions
(OIES1110)

(0.5 hours)
Developing Software for the Nios II Processor: Design Flow
(OEMB1125)

(0.5 hours)
简体中文
(OCEMB1125)

(0.5 hours)
Using the Nios II Processor
(OEMB1110)

(1.5 hours)
简体中文
(OCEMB1110)

(1.5 hours)
日本語
(OJEMB1110)

(2.5 hours)
or Designing with the Nios II Processor and SOPC Builder - Day 1
(OEMB1116)

(8 hours)
 
  Using SOPC Builder
(OEMB1115)

(1 hour)
简体中文
(OCEMB1115)

(1 hour)
 
Custom Components for SOPC Builder
(OEMB1111)

(1.5 hours)
System Console Overview
(OEMB1117)

(0.5 hours)
简体中文
(OCEMB1117)

(0.5 hours)
 
Developing Software for the Nios II Processor: Nios II Software Build Tools for Eclipse
(OEMB1128)

(0.5 hours)
or Developing Software for the Nios II Processor: Nios II IDE
(OEMB1127)

(0.5 hours)
简体中文
(OCEMB1127)

(0.5 hours)
 
Developing Software for the Nios II Processor: Software Build Flow (Part 1)
(OEMB1135)

(0.5 hours)
Developing Software for the Nios II Processor: Software Build Flow (Part 2)
(OEMB1140)

(0.5 hours)
 
Developing Software for the Nios II Processor: Debug Primer
(OEMB1130)

(0.5 hours)
简体中文
(OCEMB1130)

(0.5 hours)
Developing Software for the Nios II Processor: HAL Primer
(OEMB1150)

(0.5 hours)
简体中文
(OCEMB1150)

(0.5 hours)
Developing Software for the Nios II Processor: C2H Fundamentals
(OEMB1155)

(1 hour)
日本語
(OJEMB1155)

(1.5 hours)
and/
or
Nios II Floating Point Custom Instructions
(OEMB1160)

(0.5 hours)
and/
or
Introduction to Graphics
(OGRP1110)

(0.5 hours)
Introduction to D/AVE GPU
(OGRP1115)

(0.5 hours)
Developing software for the NIOS II Processor: MMU and MPU
(OEMB1129)

(0.5 hours)
简体中文
(OCEMB1129)

(0.5 hours)
Rate This Page


  • Select a Course
    • Course Catalog
    • Class Schedule
    • Curricula
      • CPLD Designer
      • FPGA Designer
      • ASIC-to-FPGA Designer
      • HardCopy Designer
      • DSP Designer
      • SOC Designer
      • Embedded HW Designer
      • Embedded SW Designer
      • Transceivers
      • Scripting
    • Search Courses
  • Your Training
    • Manage Your Courses
  • About Altera Training
    • Training Types
    • Training Options
    • Training Partners
    • Training Credits
  • Training Support
    • Training FAQ
    • Training Help
    • Altera.com Account Help
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates