Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Training Courses   |   University Program   |   Webcasts   |   Demonstrations   |   Events Calendar  

 Select a Course
      Course Catalog
      Class Schedule
   Curriculum
          CPLD Designer
          FPGA Designer
          ASIC-to-FPGA Designer
          HardCopy Designer
          DSP Designer
          SOC Designer
          Embedded HW Designer
          Embedded SW Designer
          High-Speed I/O Designer
          Scripting
      Search Courses
  
 myTraining
      Manage My Courses
  
 About Altera Training
      Training Types
      Training Options
      Training Partners
      Training Credits
  
 Training Support
      Training FAQ
      Training Help
      Altera.com Account Help
  

High-Speed I/O Designer Curriculum

A High-Speed I/O designer is a hardware engineer designing multi-gigabit transceivers (for example using the Stratix® II GX FPGA). This person could also be designing the PCB for the FPGA and needs to solve signal integrity issues.

Table Legend
  Required if no prior experience
  Optional
  Suggested
Instructor-led Training Online Training
Introduction to VHDL
(IHDL110)

(8 hours)
or Introduction to Verilog HDL
(IHDL120)

(8 hours)
VHDL Basics
(OHDL1110)

(1 hour)
or Verilog HDL Basics
(OHDL1120)

(1 hour)
The Quartus® II Software Design Series: Foundation
(IDSW110)

(8 hours)
The Quartus II Software Interactive Tutorial
(ODSW1050)

(4 hours)
High-Speed Design Using Stratix II GX Devices
(ISIIGX210)

(8 hours)
Using the Quartus II Software: An Introduction
(ODSW1100)

(1.5 hours)
简体中文
(OCDSW1100)
or The Quartus II Software Design Series: Foundation
(ODSW1110)

(8 hours)
简体中文
(OCDSW1110)
The Quartus II Software Design Series: Timing Analysis
(IDSW120)

(8 hours)
I/O Management
(ODSW1107)

(1 hour)
The Quartus II Software Design Series:
Verification
(IDSW130)

(8 hours)
TimeQuest Timing Analyzer
(ODSW1115)

(1.5 hours)
简体中文
(OCDSW1115)
Interfacing to External Memory with Altera FPGAs
(IMEM210)

(8 hours)
What’s New in the Quartus II Software Version 8.0
(ODSW1103)

(1 hour)
The Quartus II Software Design Series: Optimization
(IDSW140)

(8 hours)
Stratix III Devices: Features and Capabilities
(OSIII1110)

(1 hour)
Advanced VHDL Design Techniques
(IHDL240)

(8 hours)
or Advanced Verilog HDL Design Techniques
(IHDL230)

8 hours)
Transceiver Basics
(OSIIGX1115)

(0.5 hours)
Using High Performance Memory Interfaces in Altera FPGAs
(OMEM1110)

(1.5 hours)
Serial RapidIO Design with Stratix IV GX FPGAs
(ORIO1115)

(1.5 hours)
and/
or
10/100/1000 Mb & 10Gb Ethernet Design with Stratix IV GX FPGAs
(OTSE1115)

(1.5 hours)
and/
or
Implementing PCI Express Solutions in Transceiver-Based FPGAs
(OPCI1110)

(1.5 hours)
and/
or
PCI Express Design with Stratix IV GX FPGAs
(OPCI1115)

(1.5 hours)
Dynamically Reconfiguring Stratix II GX Transceivers
(OSIIGX1110)

(1.5 hours)
Signal Integrity Analysis with Third-Party Tools
(ODSW1177)

(1 hour)

  Please Give Us Feedback