FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Altera’s University Program Training Course

Home > Training > University Program > Training Course

The Altera® University Program Training course provides an introduction to the many state-of-the-art educational materials Altera has developed for you to use to enrich you digital logic and computer optimization classes, lectures and assignments.

This full-day course is offered from time-to-time in various locations at no charge.

Topics covered include:

  • An overview of FPGA technology
  • A summary of the University Program teaching materials
  • An overview of the Quartus® II software
  • Examples of designs implemented on the DE2 board
  • An overview of the Nios® II processor and related tools  
    • SOPC Builder
    • Altera Monitor program
    • Nios II Integrated Design Environment (IDE)
  • A hands-on example using the Nios II processor

Tentative Course Schedule

2009
Date

Event and Location

Altera®Technology Featured

July 25 to 27

International Conference on Microelectronic Systems Education (MSE) co-located with DAC
San Francisco Marriott
San Francisco, CA

Cyclone® II FPGAs
Nios II Processors 
Quartus II Software

August 31 to September 2

International Conference on Field Programmable Logic and Applications (FPL)
Prague, Czech Republic

Cyclone II FPGAs
Nios II Processors 
Quartus II Software

Rate This Page


  • University Program
    • Overview
    • Training Course
    • Contact Us
  • Support
    • Overview
    • Questions & Answers
    • Design Examples
      • UP Example Systems
  • Members
    • Enroll
    • License Request
    • Board Request
    • Board Purchase
  • Educational Materials
    • Overview
    • Tutorials & Labs
    • Dev. & Education Boards
    • Design Software
      • Quartus II
      • Nios II
      • Altera Monitor Program
    • University Program IP Cores
    • Textbooks
  • Research Partnership
    • Overview
    • QUIP
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates