FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Altera Monitor Program

Home > Training > University Program > Design Software > Altera Monitor Program

Updated January 7, 2010

The Altera® Monitor Program allows students to easily compile and debug both assembly language and C programs. It displays the status of the Nios II processor as programs are executed, such as the contents of processor registers and system memory. It allows the user to single step through a program and set breakpoints.

This software is available as a part of the University Program Design Suite. The suite also contains the University Program IP Cores and example computer systems.

Rate This Page


  • University Program
    • Overview
    • Training Course
    • Contact Us
  • Support
    • Overview
    • Questions & Answers
    • Design Examples
      • UP Example Systems
  • Members
    • Enroll
    • License Request
    • Board Request
    • Board Purchase
  • Educational Materials
    • Overview
    • Tutorials & Labs
    • Dev. & Education Boards
    • Design Software
      • Quartus II
      • Nios II
      • Altera Monitor Program
    • University Program IP Cores
    • Textbooks
  • Research Partnership
    • Overview
    • QUIP
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates