New Gen2 PCI Express Hard IP for 40-nm Devices
Available Now, On-Demand
Length: 15 minutes
When it comes to implementing PCI Express Gen2 in a design, each option offers unique pros and cons. System architects need to weigh performance, capabilities, cost (in terms of design time and dollars), reliability, and power consumption, among other considerations.
This webcast delves into the four main benefits of implementing PCI Express on new 40-nm Stratix® IV FPGAs and HardCopy® IV ASICs, with special emphasis on the industry transition from Gen1 to Gen2.
View this webcast to learn:
- Why a hard IP solution may be ideal for your design
- Details on the only FPGAs that support PCIe Gen2 x8 applications
- How to quickly and easily start your PCIe Gen2 design
Presenter: Aashish Malhotra
Manager, I/O Protocol Solutions
This webcast will be available until July 1, 2009.
|
Literature
> 
