FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Learn How FPGAs Interface with DDR3 SDRAM

Home > Training > Webcasts & Videos > All Webcasts & Series > Learn How FPGAs Interface with DDR3 SDRAM
Net Seminar: Learn How FPGAs Interface With DDR3 SDRAM > View Now

Available Now, On-Demand: August 22, 2007 - August 21, 2008
Featured Technology: Stratix® III
View Now - It's Free

Overview

Stratix III I/Os deliver the features required for the latest generation of double data rate memories. These features include:

  • Leveling, which is required for DDR3 SDRAM DIMMs and not offered by competing FPGAs;
  • Dynamic on-chip termination, for proper line termination;
  • Variable input and output delay, for de-skew; and
  • 31 registers behind each I/O pin, to handle all double data rate needs.

In only two years, it's expected that implementing DDR2 will be more expensive than implementing DDR3. If you're starting system designs today that will be in production in 2009 or later, you should consider DDR3 for its cost and power advantages. View this net seminar to understand how DDR3 works and what's required in an FPGA to effectively implement DDR3.

This 25-minute net seminar includes an in-depth look at:

  • Variable input and output delay for de-skew
  • Dynamic on-chip termination
  • DQS capture
  • Read / write leveling for DDR3
  • Calibration and voltage and temperature tracking for reliable operation at high frequency
  • Free IP and software tools for rapid integration

Who Should View

  • FPGA and ASIC developers
  • Engineering and technical managers
  • System architects

Drawing

All participants who attend this net seminar between August 22, 2007 and September 12, 2007, and complete the post-presentation survey, will be entered into the drawing for a chance to win an Epson P-2000 Multimedia Storage Viewer (US$500 value)!

Official Rules

Presenters

Paul Evans
Paul Evans
Product Marketing Manager, ALTERA CORPORATION

Paul Evans is the Product Marketing Manager responsible for Altera’s Stratix III FPGAs. He joined Altera in 2000 as a Senior Application Engineer. Prior to joining Altera, Mr. Evans was a Technical Services Manager for Ometron Ltd. where he established Ometron’s technical services department. Mr. Evans has also held engineering positions at Image Automation Inc. and Smiths Industries Ltd. He holds a BEng in digital electronic engineering from the University of Kent at Canterbury in England.



View Now - It's Free

Related Links

  • Stratix III Device Family
  • Stratix III User Guide
Rate This Page


  • Webcasts
    • All Webcasts & Series
    • Devices
      • Stratix IV (E, GX, GT)
      • Stratix III (L and E)
      • Stratix II GX
      • Stratix II
      • Stratix
      • Arria II GX
      • Arria GX
      • Cyclone IV (E and GX)
      • Cyclone III (and LS)
      • Cyclone II
      • MAX II
      • HardCopy IV (E and GX)
      • HardCopy III
      • HardCopy II
    • Design Software
      • Quartus II
      • SOPC Builder
    • Intellectual Property
      • Embedded Processor
      • DSP
    • Technology
      • DSP
      • Memory
      • Embedded Processor
      • High-Speed Serial I/O
      • Signal Integrity
    • End Market
      • Automotive
      • Communications
      • Consumer
      • Industrial
      • Military
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates