FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Transmission

Home > End Markets > Wireline > Transmission

Next Steps

  • Get Reference Designs
  • View Webcast
  • View Video
  • Read Success Stories

Support

  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum
  • Join the Nios Forum

Documentation

  • Get White Paper (PDF)

Altera provides solutions to address the convergence of Ethernet, SONET/SDH, Asynchronous Transfer Mode (ATM), Internet Protocol (IP), and Ethernet over SONET/SDH (EoS) technologies. These solutions include:

  • Ethernet MACs
  • Universal Front End
  • Protocol Bridges
  • Access Flow Processor
  • Traffic Management
  • Fabric Interfaces

Overview

SONET/SDH is the dominant technology providing metro and long-haul transport in communications networks. SONET/SDH was originally optimized for carrying voice traffic, but increasingly carries data traffic. The growth of data transport has led to the emergence of standards for carrying Ethernet, fibre channel, and resilient packet ring (RPR) traffic over SONET/SDH.

Figure 1 shows the transmission segment, which includes SONET/SDH add-drop multiplexers (ADMs), digital cross-connects, coarse and dense wavelength division multiplexers (CWDM and DWDM), multiservice provisioning platforms (MSPPs), and optical switches.

Figure 1. Transmission Topology

Figure 1. Transmission Topology

Typical Transmission Cards

Line cards within the transmission segment can generally be classified into two categories: traditional SONET/SDH cards and emerging data processing cards. See Figure 2.

Figure 2. SONET/SDH Line Card

Figure 2. Sonet/SDH Line Card

Notes:

  1. PHY = Physical Layer
  2. TSI = Time Slot Interchange
  3. FIC = Fabric Interface Card
  4. OTN = Optical Transport Network

The traditional SONET/SDH card enables traffic to be added and dropped from a SONET/SDH ring. SONET/SDH and optical transport network (OTN) traffic emerging on the line side can encapsulate voice, ATM, or packet traffic at rates ranging from 51 Mbps to 40 Gbps. The wide variety of line-side interfaces and encapsulated traffic has led to the development of modular cards that support multiple payload types and interface speeds. This enables carriers to reduce their card inventory and allows them to change the characteristics of the card upon deployment.

While SONET/SDH has the advantages of reliability and robust operations, administration, maintenance, and provisioning (OAM&P), it is inherently inefficient for intelligently transporting data traffic. This has led to standards targeting data transport in metro and core networks, including resilient packet ring (RPR) (IEEE 802.17), generic framing procedure (GFP) (ITU-T G.7041), virtual concatenation (VCat ) (ITU-T G.707, 2000), and link capacity adjustment scheme (LCAS) (ITU-T G.7042). See Figure 3.

Figure 3. Data Over SONET/SDH Line Card

Figure 3. Data Over Sonet/SDH Line Card

Notes:

  1. MAC = media access control
  2. PP = Packet Processor
  3. TM = Traffic Manager
  4. GFP = Generic Framing Procedure
  5. ESCON = Enterprise Systems Connection
  6. FICON = Fibre Connection

The data over SONET/SDH card leverages the existing 350K deployed SONET/SDH rings to transport data traffic. This card interfaces to RPR, Ethernet, fibre channel, and other storage and video protocols on the line side, and provides layer 2 and layer 3 processing in the packet processor and traffic manager. GFP is used to encapsulate the traffic more efficiently for the SONET/SDH-like backplane. Similar to the traditional SONET/SDH card, a modular card that flexibly supports the various line side protocols enables carriers to provision data services on demand.

Altera Solutions

  • Universal Front End
    • Ethernet MACs
    • SONET/SDH Framers
    • Fibre Channel MAC
    • Packet/Cell Mappers
    • HDLC Controllers
    • ATM SAR (PDF)
  • Protocol Bridges
    • SFI-4 (PDF)
    • SPI-4.2
    • UTOPIA
  • Control Path Processors
  • Traffic Managers
    • External Memory Interface Controllers
  • AN 294: Crosspoint Switch (PDF)
  • Fabric Interface
    • PCI Express
    • RapidIO®
    • SerialLite

Altera Design Advantage in Transmission

  • Proven Intellectual Property Solutions: Altera's MegaCore® and Altera Megafunction Partners Program (AMPPSM) intellectual property cores reduce development time by providing a wide range of industry-standard framers, memory interfaces, network processing unit (NPU) interfaces, and packet processing blocks to accelerate the design transmission platforms.
  • Low-Cost Leader: Altera's low-cost Cyclone® III, MAX® II, and MAX 3000A devices provide cost-effective programmable solutions for transmission systems. Also, Altera's HardCopy® ASIC architecture provides a cost migration path for high-volume production deployments.
  • Integration for Reduced Board Space and Power: As channel densities increase and form factors decrease, system integration becomes more critical. The integrated transceivers in Altera's Stratix® IV GX FPGAs and HardCopy IV ASICs allow the flexibility to support varying protocols (Gigabit Ethernet, XAUI, PCI-Express, Serial RapidIO, 1G/2G Fibre Channel) and varying speeds on the same card. In addition, Altera's Nios® II soft processor can eliminate the need for external microcontrollers and microprocessors.

Related Links

  • Altera/Intel Ethernet over SONET/SDH Study
Rate This Page


  • Wireline End Market
    • Access
    • Networking
    • Transmission
  • Wireline Applications
    • Universal Front End
    • Ethernet MACs
    • Protocol Bridges
    • Access Flow Processor
    • Traffic Management
    • Fabric Interface
    • Pseudowire
      • Overview
  • Wireline Solutions
    • Reference Designs
  • Wireline Resources
    • Customer Successes
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates