Wireline Webcasts and Videos
|Next 10 >>|
View this webcast to learn how Arria® V FPGAs have been optimized to improve power consumption and save cost without sacrificing performance. You’ll learn about the new 28-nm core architecture and how the use of the 28-nm Low-Power (28LP) process and other unique innovations significantly improves your power consumption and saves you cost.
Martin Won, Senior Member of Technical Staff
Watch this 5-minute video to see the performance of our 28-nm Stratix® V FPGA transceiver. You will see the transmit eye diagram at 28 Gbps running a PRBS-31 pattern and the receiver performance at 28 Gbps. You will also learn about the transceiver architecture that provides high performance, power efficiency, and reliability.
Salman Jiva, Technical Manager, High-End FPGAs
Watch this video to learn five reasons why you should use a soft-core MIPS processor in your next custom design. You'll get insights about the MP32 processor, the first 100 percent MIPS-compatible soft processor available for Altera® FPGAs and HardCopy® ASICs.
Cal Ruben, Applications Engineer, Embedded Technology
Watch this video to see the progress of the Stratix V FPGA characterization process, as well as 14.1-Gbps transceiver performance. Stratix V FPGAs are the industry's first 28-nm high-end FPGAs.
Salman Jiva, Applications Manager
This video demonstrates the various capabilities of the MAX V CPLD Development Kit. Available for only $74.95, the kit gives you the resources to evaluate the MAX V CPLD and to prototype CPLD applications.
Jenny Gendron, Altera
When choosing your FPGA design software, be sure to consider compile time, a key productivity advantage. In this webcast, you'll learn how Altera's Quartus® II design software delivers a 2X to 3X compile time advantage over competitive software.
Richard Yang, Product Marketing Engineer
Learn about key innovations in Stratix® V FPGAs that address bandwidth and power challenges in high-end systems designs. Embedded HardCopy Blocks, power-efficient 28-Gbps transceivers, and software power optimization are just a few of the features that will help you balance bandwidth, power, and cost requirements.
Frank Yazbeck, Senior Technical Marketing Staff
Watch this 9-minute video to see a live demo of our 28-nm transceiver technology running a pseudo-random bit pattern at 25-Gbps. You'll also view TX and RX eye diagrams across at 10GBASE-KR backplane running at 10 Gbps, and learn more about Stratix V FPGAs.
Allan Davidson, Product Marketing Manager
Find out how to develop telecom applications that’s both low in cost and power requirements. Learn about our 40-nm Stratix IV GX FPGA, which has up to 530K logic elements and on-chip serial interfaces and see our partner TPACK’s TPO314 optical transport network (OTN) mapping product in action.
Jeff Wimett, Applications Engineer
This webcast shows the design advantages of the 40-nm Stratix IV GT FPGAs and the Altera Interlaken solution running on our 100G demo board. Learn how you can use our 10G Transceiver Signal Integrity Kit, Stratix IV GT Edition to evaluate signal integrity and to generate and monitor pseudo-random binary sequence (PRBS) patterns.
Rishi Chugh, Product Marketing Manager
|Next 10 >>|