

Introduction

This document details the implementation of Pulse Width Modulation (PWM) using MAX® II CPLDs. This design also utilizes the internal user flash memory oscillator provided within the MAX II CPLD, which eliminates the need for a dedicated external clock.

Pulse Width Modulation


In PWM, the time period of the square wave is kept constant and the time for which the signal remains high is varied or modulated. The duty cycle and average DC value of the signal can be varied. PWM provides a powerful method for controlling analog circuits with the help of an output from a digital system. A few applications of PWM technique include:

- Telecommunication—Data corresponding to particular pulse widths is encoded at one end and decoded at the other end.
- Voltage regulation—The output voltage in a voltage regulator system can be controlled to a desired level by varying the duty cycle.
- Power delivery—You can vary the average power delivered, which is a function of the modulated duty cycle.
- Audio Effects and Amplification—Used in sound synthesis.

You can visually observe PWM with intensity variation in LEDs, which are known for their fast switching speeds. Intensity variation in the LED is an outcome of the variation in average DC voltage and the current through the LED due to PWM.

PWM Using MAX II CPLDs

The basic block diagram of a PWM is shown in [Figure 1](#). The up and down input signals are used to vary the duty cycle of the output signal. The first module is used to generate two clocks of different frequencies with the available internal user flash memory oscillator in MAX II devices. The 4-bit output signal from the DUTY_CYCLE module has positive or negative incrementation, depending on whether up or down is asserted. The second 4-bit output signal COUNT (reference counter) is incremented continuously at the higher clock frequency generated in the first module. This signal is compared to DUTY_CYCLE at the same frequency in the second module. The result of the comparison, which is a single bit, is assigned to the final output signal PWM.

Figure 1. Implementation of Pulse Width Modulation Using a MAX II Device

The inputs to the PWM are comprised of up and down signals used to vary the duty cycle of the output signal. The CPLD uses two basic modules to realize the working of the PWM, as shown in [Figure 1](#). All input and output signals are of a single bit.

The 4-bit variable signal `DUTY_CYCLE` allows 16 different variations in the duty cycle of the output signal. In this design implementation, input up has a higher priority over down. If both are high at the same time, the output signal sees an increase in its duty cycle.

Implementation

You can implement this design example with an EPM240, or any other MAX II CPLD, and observe results by controlling the intensity of mono-color (red) LEDs and varying color shades of bi-color (red/green) LEDs on the MDN-B2 demo board ([Figure 2](#)). Implement this design with the design example source code and allocate the appropriate control and output lines to the GPIO lines of the MAX II CPLD that are connected to LEDs. The red LEDs are driven by the PWM output, which causes their intensities to vary. The bi-color LEDs are driven by two mutually complementary signals: `PWM` and `PWM_INV`. The frequency of operation causes the phenomenon of persistence of human vision. This creates a small spectrum of colors involving the two individual colors of the bi-color LEDs, while their individual intensities are varied corresponding to the PWM signal. You can operate two push-button switches on the demo board to gradually create the small spectrum of colors. This also illustrates the change in the duty cycle of the output signal because of the varied intensity of the single-color LED.


Figure 2. PWM Demo Arrangement on MDN-B2 Demo Board

Table 1 show the pin assignments for the implementation of such a design example on the MDN-B2 demo board.

Signal	Pin
pwm	Pin 87
pwm1	Pin 71
pwm3	Pin 73
up	Pin 82
pwn_inv	Pin 88
pwm2	Pin 72
pwm4	Pin 74
dn	Pin 81

Unused pins are assigned as **input tri-stated** in the **Device and Pin Options** dialog box in the Quartus II software.

Refer to the following demo notes (to demonstrate this design on the MDN-B2 demo board):

- Turn on the power to the demo board (using slide switch SW1).
- Download the design to the MAX II CPLD through the JTAG header JP5 on the demo board and a conventional programming cable (ByteBlaster™ II or USB-Blaster™). Keep SW4 on the demo board pressed before and during the start of the programming process. Once complete, turn off the power and remove the JTAG connector.

- Switch on the power to the demo board (using the slide switch SW1) and observe intensity variations in red LEDs when the up and down (SW9/SW8) push buttons on the MDN-B2 demo board are pushed. Bi-color LED D7 indicates different combinations of red and green colors with varying PWM output.

Source Code

This design example is implemented in Verilog HDL and successful operation is demonstrated with the MDN-B2 demo board. The source code, testbench, and complete Quartus II project are available at:

www.altera.com/literature/an/an501_design_example.zip

Conclusion

As illustrated in this application note, MAX II CPLDs are an excellent choice for implementing power control using pulse width modulation. Their low power, quick power-on, and unique internal oscillator are essential to pulse width control systems, making them ideal programmable logic devices.

Additional Resources

The following list contains additional resources:

- MAX II CPLD webpage:
www.altera.com/products/devices/cpld/max2/mx2-index.jsp
- MAX II Device Literature:
www.altera.com/literature/lit-max2.jsp
- MAX II Power-Down Designs:
www.altera.com/support/examples/max/exm-power-down.html
- MAX II Application Notes:
AN 428: MAX II CPLD Design Guidelines
AN 422: Power Management in Portable Systems Using MAX II CPLDs

Revision History

Table 2 shows the revision history for this application note.

Date and Document Version	Changes Made	Comments
December 2007 v1.0	Initial release.	—



101 Innovation Drive
San Jose, CA 95134
www.altera.com
Literature Services:
literature@altera.com

Copyright © 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

