

This document addresses known errata and documentation issues for the ASI MegaCore® function version 7.1. Errata are functional defects or errors, which may cause the ASI MegaCore function to deviate from published specifications. Documentation issues include errors, unclear descriptions, or omissions from current published specifications or product documents. [Table 1](#) shows the issues that affect the ASI MegaCore Function v7.1.

<i>Table 1. ASI MegaCore Function v7.1 Issues</i>	
Issue	Page
NativeLink Does Not Support Gate-Level Simulation	1
Functional Simulation Netlist Error	2
Timing Errors in Slow Speed Grade Devices	2
VCS Simulator	3
Compilation Errors when Using Include PLLs Option	3



For the most up-to-date errata for this release, refer to the errata sheet on the Altera® website:

www.altera.com/literature/es/es_asi_71.pdf

ASI MegaCore Function v7.1 Issues

This section describes the ASI MegaCore function v7.1 issues.

NativeLink Does Not Support Gate-Level Simulation

When using the Nativelink simulation example, the gate-level simulation design fails.

Affected Configurations

This issue affects all simulators supported by NativeLink.

Design Impact

This issue only affects simulation and does not affect the design compilation.

Workaround

Perform an RTL simulation of the NativeLink simulation example.

Solution Status

This issue will be fixed in a future release of the ASI MegaCore Function

Functional Simulation Netlist Error

The ASI MegaCore function compiles successfully, but when you try to generate a functional simulation netlist, you get the following error:

```
Error: Can't generate functional simulation netlist because cannot convert  
WYSIWYG primitive pll for a different device family
```

```
Error: Can't elaborate user hierarchy  
"asi_megacore_top:asi_megacore_top_inst|asi_clocks:pll_gen.u_pll|stratix_  
c2_pll_sclk:u_rx_pll|altpll:altpll_component"
```

Affected Configurations

This issue affects all Stratix II designs using the **Include PLL** option.

Design Impact

There is no design impact.

Workaround

Parameterize the transmitter MegaCore function but turn off the **Include PLL** option.

Solution Status

This issue will be fixed in a future release of the ASI MegaCore function.

Timing Errors in Slow Speed Grade Devices

When you turn on **Include PLL** for transmitters you may see timing errors in slow speed grade devices.

Affected Configurations

This issue only affects soft transceiver variations.

Design Impact

The design does not meet timing.

Workaround

Parameterize the transmitter MegaCore function but turn off the **Include PLL** option. Generate the required 27-MHz and 270-MHz from the outputs of the same PLL.

Solution Status

This issue will be fixed in a future release of the ASI MegaCore function.

VCS Simulator

The ASI MegaCore function may not work with the VCS simulator.

Affected Configurations

This issue affects all configurations.

Design Impact

If you simulate your design in the VCS simulator, it may not work.

Workaround

Use a different simulator.

Solution Status

This issue will be fixed in a future release of the ASI MegaCore function.

Compilation Errors when Using Include PLLs Option

When you turn on **Include PLLs** for Cyclone® III or Stratix® III devices, the design does not compile because of errors.

Affected Configurations

This issue only affects designs on Cyclone III and Stratix III devices.

Design Impact

The design will fail in compilation.

Workaround

Parameterize the MegaCore function but turn off **Include PLLs**. Generate the required clock signals from a PLL outside the MegaCore function.

Solution Status

This issue will be fixed in a future release of the ASI MegaCore function.

Contact Information

For more information, contact Altera's mySupport website at www.altera.com/mysupport and click **Create New Service Request**. Choose the **Product Related Request** form.

Revision History

Table 2 shows the revision history for the *ASI MegaCore Function v7.1 Errata Sheet*.

<i>Table 2. ASI MegaCore Function v7.1 Errata Sheet Revision History</i>		
Version	Date	Errata Summary
1.0	May 2007	First release.



101 Innovation Drive
San Jose, CA 95134
(408) 544-7000
www.altera.com
Applications Hotline:
(800) 800-EPLD
Literature Services:
literature@altera.com

Copyright © 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

