FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Device Pin Connection Guidelines

Home > Products > Literature > Pin Connection Guidelines

Each Altera® device family has its own pin connection guidelines. Altera provides these guidelines only as recommendations. It is the responsibility of the designer to apply simulation results to the design to verify proper device functionality.

The pin connection guidelines are available for download in PDF format. You can view the PDF files in the Adobe Acrobat Reader software. You can open the PDF file on the Unix, Windows, or Macintosh operating systems.

Pin connection guidelines are available for the following device families:

Download the latest version of Adobe Acrobat Reader
Title Doc Version Release Date File Size Document Part Number
Device Pin Connection Guidelines
Subscribe Alert Stratix IV GT Device Family Pin Connection Guidelines Updated 1.2Feb 2010435 KBPCG-01006-1.2
Subscribe Alert Stratix IV GX and Stratix IV E Device Family Pin Connection Guidelines Updated 1.5Feb 2010606 KBPCG-01005-1.5
Subscribe Alert Arria II GX Device Family Pin Connection Guidelines Updated 1.3Feb 201089 KBPCG-01007-1.3
Subscribe Alert Stratix III Device Family Pin Connection Guidelines Updated 1.3Feb 2010136 KBPCG-01004-1.3
Subscribe Alert Cyclone IV Device Family Pin Connection Guidelines1.1Jan 201085 KBPCG-01008-1.1
Subscribe Alert HardCopy III Device Family Pin Connection Guidelines1.0Nov 2009325 KBPCG-01010-1.0
Subscribe Alert HardCopy IV GX and HardCopy IV E Device Family Pin Connection Guidelines1.0Nov 2009560 KBPCG-01009-1.0
Subscribe Alert Cyclone III Device Family Pin Connection Guidelines1.1Jun 2009186 KBPCG-01003-1.1
Subscribe Alert Arria GX Device Family Pin Connection Guidelines1.1May 200982 KBPCG-01002-1.1
Stratix II GX Device Family Pin Connection Guidelines3.1Nov 200793 KBPCG-01001-3.1

PDF Legal Notice

Rate This Page


  • Overview
    • Brochures
    • Conference Papers
    • Design Contest Papers
    • Device Selector Guides
    • Solution Sheets
    • White Papers
  • By End Market
    • Automotive
    • Broadcast
    • Consumer
    • Medical
    • Military
  • Device Documentation
    • Stratix IV (E, GX, GT)
    • Stratix III (L and E)
    • Stratix II GX
    • Stratix II
    • Stratix GX
    • Stratix
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III (and LS)
    • Cyclone II
    • Cyclone
    • MAX II (and G, Z)
    • MAX 3000A
    • MAX 7000
    • HardCopy IV (E and GX)
    • HardCopy III
    • HardCopy II
    • Automotive-Grade Devices
    • Configuration Devices
    • Mature Devices
    • Packaging
  • Design Tools
    • Quartus II
    • SOPC Builder
    • System-Level Software
    • MAX+PLUS II
  • IP/Embedded Processors
    • IP and Megafunctions
      • Embedded Processors
      • Interfaces and Peripherals
      • DSP
      • Communications
    • Nios II Processor
    • Nios Processor
  • By Technology
    • DSP Handbook
    • External Memory Interfaces
  • Development Kits/Cables
    • Development Kits
    • Programming Cables
  • By Type
    • Advisories/PCNs/PDNs
    • Application Briefs
    • Application Notes
    • Brochures
    • Conference Papers
    • Data Sheets
    • Design Content Papers
    • Device Selector Guides
    • Errata Sheets
    • Functional Specifications
    • Manuals
    • Pin Connection Guidelines
    • Pin-Outs
    • Release Notes
    • Reliability Report
    • Solution Sheets
    • Technical Briefs
    • Tutorials
    • User Guides
    • White Papers
  • Technical Updates
    • View Recent Technical Updates
    • Subscribe/Manage
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates