Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

CPLDs       MAX II       MAX 3000A       MAX 7000     FPGAs       Cyclone III       Cyclone II       Cyclone       Stratix III       Stratix II       Stratix       Stratix II GX       Stratix GX       Arria GX     Structured ASICs       HardCopy     By End Market       Broadcast       Consumer       Medical       Automotive     Configuration       Configuration Devices     Mature Products       Product Listing     Design Software    Quartus II       System-Level Software       MAX+PLUS II     IP/Embedded Processors    IP Megafunctions       Nios II Processor       Nios Processor       SOPC Builder     By Technology    Technologies     By Type       Application Briefs       Application Notes       Conference Papers       Data Sheets       Device Pin-Outs       Errata Sheets       Functional Specifications       Manuals       Release Notes       Technical Briefs       User Guides       White Papers     General Documentation       Annual Reports       Brochures       Customer Notifications       Design Contest Papers       Glossary of Altera Terms       Inserts and Advertorials       Reliability Report       SEC Filings       Selector Guides       Sparkle Sheets     Email/E-Newsletter Sign Up       Subscribe Now       Manage Your Subscriptions       View E-Newsletter Archives     Literature Update Sign Up       Subscribe Now       Manage Your Subscriptions       View Recent Updates       FAQ     RSS/XML News Feeds       Subscribe Now

Home > Products > Literature > Literature: FLEX 10K Devices Print This Page Subscribe to Email Literature: FLEX 10K Devices FLEX 10K Title Doc Version Posted Date File Size Document Part Number Data Sheets FLEX 10K Embedded Programmable Logic Family Data Sheet      FLEX 10K Device Pin Tables 4.2 Jan 2003 1,852 KB DS-F10K-4.2 Altera Device Package Information Data Sheet 15.0 Apr 2008 4,246 KB DS-PKG-15.0 FLEX 10KE Embedded Programmable Logic Device Data Sheet      FLEX 10KE Device Pin Tables 2.5 Jan 2003 1,519 KB DS-F10KE-2.5 Altera Programming Hardware Data Sheet 5.3 Sep 2005 155 KB A-DS-PRHW-05.3 Operating Requirements for Altera Devices Data Sheet 9.02 Dec 1999 163 KB A-DS-OPREQ-09.02 Errata Sheets EPF10K100B Embedded Programmable Logic Device Errata Sheet 1.0 Jun 1998 59 KB A-ES-10K100B-1.0 EPF10K100E Embedded Programmable Logic Device Errata Sheet 1.0 Jun 1999 45 KB A-ES-10K100E-1.0 EPF10K200E Embedded Programmable Logic Device Errata Sheet 1.0 May 1999 45 KB A-ES-10K200E-1.0 Application Briefs AB 135: Ripple-Carry Gray Code Counters in FLEX 8000 Devices 1.0 May 1994 185 KB N/A AB 131: State Machine Encoding 1.0 May 1994 108 KB N/A AB 130: Parity Generators In FLEX 8000 Devices 1.0 May 1994 174 KB N/A AB 124: Prescaled Counters in FLEX 8000 Devices 1.01 May 1994 143 KB N/A Application Notes AN 114: Designing with High-Density BGA Packages for Altera Devices 5.1 Dec 2007 574 KB AN-114-5.1 AN 107: Using Altera Devices in Multi-Voltage Systems 2.0 Aug 2001 207 KB A-AN-107-2.0 AN 106: Designing with 2.5-V Devices 1.01 Jul 1999 351 KB A-AN-106-01.01 AN 102: Improving Performance in FLEX 10K Devices with Leonardo Spectrum Software 1.0 Jun 1999 450 KB A-AN-102-01.01 AN 101: Improving Performance in FLEX 10K Devices with the Synplify Software 1.0 Oct 1998 695 KB A-AN-101-01 AN 91: Understanding FLEX 10K Timing 2.0 May 1999 301 KB A-AN-091-02 AN 90: SameFrame Pin-Out Design for FineLine BGA Packages 1.01 Sep 2000 276 KB A-AN-090-01.01 AN 81: Reflow Soldering Guidelines for Surface-Mount Devices 4.0 Jun 2002 147 KB AN-081-04 AN 80: Selecting Sockets for Altera Devices 3.0 Jan 1999 151 KB A-AN-080-03 AN 74: Evaluating Power for Altera Devices 3.1 Jul 2001 512 KB A-AN-074-03.1 AN 73: Implementing FIR Filters in FLEX Devices 1.0 Feb 1998 204 KB A-AN-073-01.01 AN 51: Using Programmable Logic for Gate Array Designs 1.0 Jan 1996 303 KB A-AN-051-01 AN 49: Implementing CRCCs in Altera Devices 2.1 Oct 2005 146 KB AN-049-2.1 AN 42: Metastability in Altera Devices 4.0 May 1996 166 KB A-AN-042-04 AN 39: IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices 6.0 Jun 2005 360 KB AN-039-6.0 Functional Specifications FS 04: fp_mult Floating-Point Multiplier 1.0 Jan 1996 204 KB A-FS-04-01 PDF Legal Notice Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation