FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Literature: HardCopy Stratix Devices

Home > Products > Literature > HardCopy

The HardCopy® Series Handbook includes the data sheets for HardCopy II ASICs and earlier HardCopy families. Additional chapters cover hardware design considerations and software support. To view the entire handbook, click the link below.

Check the Knowledge Database for Known Issues with HardCopy Stratix® devices in the Handbook.

HardCopy Series Handbook (2 MB)

HardCopy Series Handbook, Volume 1 (ver 4.5, Sep 2008, 2 MB)

Section I. HardCopy Stratix Device Family Data Sheet (1 MB)
  • Chapter 1. Introduction to HardCopy Stratix Devices (ver 2.4, Sep 2008, 93 KB)
  • Chapter 2. Description, Architecture & Features (ver 3.4, Sep 2008, 156 KB)
  • Chapter 3. Boundary-Scan Support (ver 3.4, Sep 2008, 104 KB)
  • Chapter 4. Operating Conditions (ver 3.4, Sep 2008, 261 KB)
  • Chapter 5. Quartus II Support for HardCopy Stratix Devices (ver 3.4, Sep 2008, 647 KB)
  • Chapter 6. Design Guidelines for HardCopy Stratix Performance Improvement (ver 1.4, Sep 2008, 304 KB)
Section II. HardCopy APEX Device Family Data Sheet (244 KB)
  • Chapter 7. Introduction to HardCopy APEX Devices (ver 2.3, Sep 2008, 87 KB)
  • Chapter 8. Description, Architecture & Features (ver 2.3, Sep 2008, 113 KB)
  • Chapter 9. Boundary-Scan Support (ver 2.3, Sep 2008, 91 KB)
  • Chapter 10. Operating Conditions (ver 2.3, Sep 2008, 255 KB)
Section III. General HardCopy Series Design Considerations (460 KB)
  • Chapter 11. Design Guidelines for HardCopy Series Devices (ver 3.4, Sep 2008, 265 KB)
  • Chapter 12. Power-Up Modes & Configuration Emulation in HardCopy Series Devices (ver 2.5, Sep 2008, 345 KB)
Section IV. HardCopy Design Center Migration Process (285 KB)
  • Chapter 13. Back-End Design Flow for HardCopy Series Devices (ver 1.4, Sep 2008, 148 KB)
  • Chapter 14. Back-End Timing Closure for HardCopy Series Devices (ver 2.4, Sep 2008, 274 KB)

Related Documentation by Document Types

Data Sheets
  • Subscribe Alert Altera Device Package Information Data Sheet (ver 16.0, Dec 2009, 12 MB)
User Guides
  • HardCopy II Clock Uncertainty Calculator User Guide (ver 1.0, Aug 2007, 611 KB)
    • HCII_Clock_Uncertainty_Calculator.zip ( 1,005 KB)
Application Notes
  • AN 432: Using Different PLL Settings Between Stratix II and HardCopy II Devices (ver 1.2, Mar 2010, 149 KB) Updated
  • Subscribe Alert AN 550: Using the DLL Phase Offset Feature in Stratix FPGAs and HardCopy ASICs (ver 2.0, Mar 2010, 547 KB) Updated
    • altmemphy_ext_dll.zip ( 48 KB)
      altmemphy_int_dll.zip ( 47 KB)
      static_dll.zip ( 18 KB)
  • Subscribe Alert AN 554: How to Read HardCopy PrimeTime Timing Reports (ver 2.0, Mar 2010, 554 KB) Updated
  • Subscribe Alert AN 477: Designing RGMII Interface with FPGA and HardCopy Devices (ver 2.0, Jan 2010, 519 KB)
  • Subscribe Alert AN 545: Design Guidelines and Timing Closure Techniques for HardCopy ASICs (ver 2.0, Dec 2009, 2 MB)
    • Example_design.zip ( 578 KB)
  • Subscribe Alert AN 311: ASIC-to-FPGA Design Methodology and Guidelines (ver 3.1, Apr 2009, 286 KB)
  • AN 453: HardCopy II Fitting Techniques (ver 2.0, Nov 2008, 716 KB)
  • AN 463: Using ALTMEMPHY Megafunction with HardCopy II Structured ASICs (ver 1.0, Jul 2007, 915 KB)
  • AN 413: Using Legacy Integrated Static Data Path and Controller Megafunction with HardCopy II Structured ASICs (ver 2.1, Jul 2007, 227 KB)
Errata Sheets
  • HardCopy Stratix Device Errata Sheet (ver 1.0, Feb 2005, 55 KB)
Product Overview
  • Altera Addresses the SWaP Challenges (ver 1.0, Sep 2007, 149 KB)
  • Altera FPGAs for radar and advanced sensors (ver 1.0, Oct 2007, 219 KB)
Inserts and Advertorials
  • HardCopy Structured ASIC (ver 1.0, Feb 2006, 1 MB)

Related Documentation by Solutions

External Memory Interfaces

  • AN 413: Using Legacy Integrated Static Data Path and Controller Megafunction with HardCopy II Structured ASICs (ver 2.1, Jul 2007, 227 KB)
  • AN 463: Using ALTMEMPHY Megafunction with HardCopy II Structured ASICs (ver 1.0, Jul 2007, 915 KB)
  • AN 550: Using the DLL Phase Offset Feature in Stratix FPGAs and HardCopy ASICs (ver 2.0, Mar 2010, 547 KB) Updated
         altmemphy_ext_dll.zip (48 KB)
         altmemphy_int_dll.zip (47 KB)
         static_dll.zip (18 KB)

Power and Thermal Management

  • HardCopy Stratix PowerPlay Early Power Estimator (ver 1.3, Apr 2007, 18 KB)

I/O Interfaces, Protocols and Signal Integrity

  • AN 477: Designing RGMII Interface with FPGA and HardCopy Devices (ver 2.0, Jan 2010, 519 KB)

Design Guidelines

  • AN 432: Using Different PLL Settings Between Stratix II and HardCopy II Devices (ver 1.2, Mar 2010, 149 KB) Updated
  • AN 311: ASIC-to-FPGA Design Methodology and Guidelines (ver 3.1, Apr 2009, 286 KB)
  • AN 453: HardCopy II Fitting Techniques (ver 2.0, Nov 2008, 716 KB)
  • AN 477: Designing RGMII Interface with FPGA and HardCopy Devices (ver 2.0, Jan 2010, 519 KB)
  • AN 545: Design Guidelines and Timing Closure Techniques for HardCopy ASICs (ver 2.0, Dec 2009, 2 MB)
         Example_design.zip (578 KB)
  • HardCopy II Clock Uncertainty Calculator User Guide (ver 1.0, Aug 2007, 611 KB)
         HCII_Clock_Uncertainty_Calculator.zip (1,005 KB)

End Applications

  • Altera Addresses the SWaP Challenges (ver 1.0, Sep 2007, 149 KB)
  • Automotive-Grade Device Handbook (ver 1.0, Feb 2008, 844 KB)
  • Altera FPGAs for radar and advanced sensors (ver 1.0, Oct 2007, 219 KB)

General Device Documentation

  • Altera Addresses the SWaP Challenges (ver 1.0, Sep 2007, 149 KB)
  • Altera FPGAs for radar and advanced sensors (ver 1.0, Oct 2007, 219 KB)
  • HardCopy Structured ASIC (ver 1.0, Feb 2006, 1 MB)
Rate This Page


  • Overview
    • Brochures
    • Conference Papers
    • Design Contest Papers
    • Device Selector Guides
    • Solution Sheets
    • White Papers
  • By End Market
    • Automotive
    • Broadcast
    • Consumer
    • Medical
    • Military
  • Device Documentation
    • Stratix IV (E, GX, GT)
    • Stratix III (L and E)
    • Stratix II GX
    • Stratix II
    • Stratix GX
    • Stratix
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III (and LS)
    • Cyclone II
    • Cyclone
    • MAX II (and G, Z)
    • MAX 3000A
    • MAX 7000
    • HardCopy IV (E and GX)
    • HardCopy III
    • HardCopy II
    • Automotive-Grade Devices
    • Configuration Devices
    • Mature Devices
    • Packaging
  • Design Tools
    • Quartus II
    • SOPC Builder
    • System-Level Software
    • MAX+PLUS II
  • IP/Embedded Processors
    • IP and Megafunctions
      • Embedded Processors
      • Interfaces and Peripherals
      • DSP
      • Communications
    • Nios II Processor
    • Nios Processor
  • By Technology
    • DSP Handbook
    • External Memory Interfaces
  • Development Kits/Cables
    • Development Kits
    • Programming Cables
  • By Type
    • Advisories/PCNs/PDNs
    • Application Briefs
    • Application Notes
    • Brochures
    • Conference Papers
    • Data Sheets
    • Design Content Papers
    • Device Selector Guides
    • Errata Sheets
    • Functional Specifications
    • Manuals
    • Pin Connection Guidelines
    • Pin-Outs
    • Release Notes
    • Reliability Report
    • Solution Sheets
    • Technical Briefs
    • Tutorials
    • User Guides
    • White Papers
  • Technical Updates
    • View Recent Technical Updates
    • Subscribe/Manage
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates