FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Literature: Nios Processor

Home > Products > Literature > Nios Processor
Download the latest version of Adobe Acrobat Reader
Nios Processor
Title Doc Version Release Date File Size Document Part Number
Data Sheets
Nios 3.0 CPU Data Sheet 2.2Nov 2004283 KBDS-NIOSCPU-2.2
Active Serial Memory Interface Data Sheet1.2Jun 200399 KBDS-NIOSSRLMRY-1.2
Legacy SDRAM Controller with Avalon Interface Data Sheet1.0Jan 2003176 KBDS-NSSTXSRDM-1.0L
Nios DMA Data Sheet1.2Jul 2003325 KBDS-NIOSDMA-1.2
Nios PIO Data Sheet3.1Jan 2003303 KBDS-NIOSPIO-3.1
Nios SPI Data Sheet2.1Jan 2003324 KBDS-NIOSSPI-2.1
Nios Timer Data Sheet 3.2Jul 2003239 KBDS-NIOSTIM-3.2
Nios UART Data Sheet3.0Jan 2003409 KBDS-NIOSUART-3.0
SDRAM Controller with Avalon Interface Data Sheet 2.0Jul 2003252 KBDS-NSSTXSDRM-2.0
Application Notes
AN 323: Using SignalTap II Embedded Logic Analyzers in SOPC Builder Systems1.1Nov 2007386 KBAN-323-1.1
AN 322: Porting the Nios GERMS Monitor to Work with Different Flash Memories1.0Sep 2003139 KBAN-322-1.0
AN 284: Implementing Interrupt Service Routines in Nios Systems
     Example Code (5 KB)
1.0Jan 2003335 KBAN-284-1.0
AN 189: Simulating Nios Embedded Processor Designs2.1Feb 20031 MBAN-189-2.1
AN 188: Custom Instructions for the Nios Embedded Processor1.2Sep 2002313 KBAN-188-1.2
AN 184: Simultaneous Multi-Mastering with the Avalon Bus1.1Apr 2002135 KBAN-184-1.1
AN 178: Estimating Nios Resource Usage & Performance1.0Sep 2001224 KBA-AN-178-1.0
Manuals
Nios Embedded Processor 16-Bit Programmer's Reference Manual3.1Apr 2004665 KBMNL-NIOS16PROG-3.1
Nios Embedded Processor 32-Bit Programmer's Reference Manual3.1Jan 20034 MBMNL-NIOS32PROG-3.1
Nios Embedded Processor Software Development Reference Manual 3.2Mar 20031 MBMNL-NIOSPROG-3.2
Plugs Ethernet Library Reference Manual 1.2Jul 2003880 KBMNL-SOPCTHRNT-1.2
User Guides
Nios II Custom Instruction User Guide
     Design Files for Nios II Custom Instruction User Guide (19 KB)
1.5Jun 2008701 KBUG-N2CSTNST
Tutorials
Nios Custom Instructions Tutorial1.0Jun 2002645 KBTU-NIOSCITTRL-1.0
Nios Hardware Development Tutorial
     Tutorial Design Files (12 KB)
1.2Mar 20041 MBTU-NIOSHWDV-1.2
Nios Software Development Tutorial
     Design Files for the Tutorial (1 MB)
1.3Jul 2003912 KBTU-NIOSSFTWR-1.3
Third-Party Literature
GNUPro - User's Guide for Altera Nios1.0Jun 2000779 KB300-400-1010099-1.0

PDF Legal Notice

Rate This Page


  • Overview
    • Brochures
    • Conference Papers
    • Design Contest Papers
    • Device Selector Guides
    • Solution Sheets
    • White Papers
  • By End Market
    • Automotive
    • Broadcast
    • Consumer
    • Medical
    • Military
  • Device Documentation
    • Stratix IV (E, GX, GT)
    • Stratix III (L and E)
    • Stratix II GX
    • Stratix II
    • Stratix GX
    • Stratix
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III (and LS)
    • Cyclone II
    • Cyclone
    • MAX II (and G, Z)
    • MAX 3000A
    • MAX 7000
    • HardCopy IV (E and GX)
    • HardCopy III
    • HardCopy II
    • Automotive-Grade Devices
    • Configuration Devices
    • Mature Devices
    • Packaging
  • Design Tools
    • Quartus II
    • SOPC Builder
    • System-Level Software
    • MAX+PLUS II
  • IP/Embedded Processors
    • IP and Megafunctions
      • Embedded Processors
      • Interfaces and Peripherals
      • DSP
      • Communications
    • Nios II Processor
    • Nios Processor
  • By Technology
    • DSP Handbook
    • External Memory Interfaces
  • Development Kits/Cables
    • Development Kits
    • Programming Cables
  • By Type
    • Advisories/PCNs/PDNs
    • Application Briefs
    • Application Notes
    • Brochures
    • Conference Papers
    • Data Sheets
    • Design Content Papers
    • Device Selector Guides
    • Errata Sheets
    • Functional Specifications
    • Manuals
    • Pin Connection Guidelines
    • Pin-Outs
    • Release Notes
    • Reliability Report
    • Solution Sheets
    • Technical Briefs
    • Tutorials
    • User Guides
    • White Papers
  • Technical Updates
    • View Recent Technical Updates
    • Subscribe/Manage
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates