



# Quartus II Software Release Notes

October 2003

Quartus II version 3.0 Service Pack 2

This document provides late-breaking information about the following areas of this version of the Altera® Quartus® II software. For information about memory, disk space, and system requirements, refer to the **readme.txt** file in your **quartus** directory.

New Features & Enhancements .....	2
Device Support & Pin-Out Status .....	3
Full Device Support.....	3
Advance Device Support.....	3
Initial Information Support.....	3
Timing Models .....	4
Preliminary Timing Models .....	4
Final Timing Models .....	4
EDA Interface Information .....	6
Known Issues & Workarounds.....	7
General Quartus II Software Issues.....	7
Platform-Specific Issues.....	16
Device Family Issues.....	25
Design Flow Issues.....	34
SOPC Builder Issues .....	38
EDA Integration Issues .....	42
Simulation Model Changes .....	44
Latest Known Quartus II Software Issues.....	44
Software Issues Resolved.....	44

## New Features & Enhancements

The Quartus II software version 3.0 Service Pack 2 includes the following new features and enhancements:

- Enhancements to improve support for double-data rate (DDR) memory interfaces in Stratix™ devices
- Added support for -8 speed grade of Stratix EP1S25F672C8, EP1S30F780C8, and EP1S40F780C8 devices

# Device Support & Pin-Out Status

## Full Device Support

Full compilation, simulation, timing analysis, and programming support is now available for the following new devices and device packages:

### *Devices with Full Support*

Device Family	Devices
None	

## Advance Device Support

Compilation, simulation, and timing analysis support is provided for the following devices that will be released in the near future. Although the Compiler generates pin-out information for these devices, it does not generate programming files for them in this release.

### *Devices with Advance Support*

Device Family	Devices
None	

## Initial Information Support

Compilation, simulation, and timing analysis support is provided for the following devices that will be released in the near future. Programming files and pin-out information, however, are not generated for these devices in this release.

### *Devices with Initial Information Support*

Device Family	Devices
None	

## Timing Models

This section contains a summary of timing model status in the current version of the Quartus II software.

### Preliminary Timing Models

The following table shows the devices with preliminary timing models in the current version of the Quartus II software:

#### ***Devices with Preliminary Timing Models***

<b>Device Family</b>	<b>Device</b>
None	

### Final Timing Models

The following table lists the devices with final timing models that are available in the current version of the Quartus II software:

**Devices with Final Timing Models**

Device Family	Device	Timing Models Final in Quartus II Version Number
APEX™ II	EP2A15	2.1
	EP2A25	2.1
	EP2A40	2.1
	EP2A70	2.1
APEX™ 20KC <sup>(1)</sup>	EP20K200C	2.0 SP1
	EP20K1000C	2.0 SP1
Cyclone	EP1C3	3.0 SP1
	EP1C6	3.0
	EP1C12	3.0 SP1
	EP1C20	3.0
Excalibur™	EPXA1	2.0 SP2
	EPXA4	2.0 SP2
	EPXA10	2.0 SP1
FLEX 10K	All	3.0
FLEX 10KA	All	3.0
Mercury™ <sup>(1)</sup>	EP1M120	2.1 SP1
MAX 3000 <sup>(1)</sup>	EPM3512A	2.1 SP1
MAX 7000 <sup>(1)</sup>	EPM7512B	2.1 SP1
MAX 7000S	All	3.0
Stratix	EP1S10	2.2 SP2
	EP1S20	2.2 SP2
	EP1S25	2.2 SP2
	EP1S30	2.2 SP2
	EP1S40	2.2 SP2
	EP1S60	3.0
	EP1S80	3.0

(1) Timing models for devices in this device family not listed here became final in versions 2.0 and earlier.

The current version of the Quartus II software also includes final timing models for the ACEX® 1K, APEX 20KE, FLEX 6000, and FLEX 10KE device families. Timing models for these device families became final in versions earlier than version 2.0.

## EDA Interface Information

The Quartus II software version 3.0 SP2 supports the following EDA tools.

### Supported EDA Tools

Synthesis Tools	Version	NativeLink <sup>®</sup> support
Mentor Graphics <sup>®</sup> LeonardoSpectrum <sup>™</sup> -Altera	2002f	✓
Mentor Graphics <sup>®</sup> LeonardoSpectrum <sup>™</sup>	2003b	✓
Synopsys Design Compiler	2002.02	
Synopsys FPGA Compiler II	3.8	✓
Mentor Graphics Precision RTL Synthesis	2003b	✓
Synplicity Synplify and Synplify Pro	7.3	✓
Aplus Design Technologies (ADT) PALACE <sup>™</sup>	2.3	✓
Verification Tools	Version	NativeLink support
Cadence NC-Verilog	5.0	✓
Cadence NC-VHDL	5.0	✓
Cadence Verilog-XL	3.3	
Model Technology <sup>™</sup> ModelSim <sup>®</sup>	5.7c	✓
Model Technology ModelSim-Altera	5.7c	✓
Mentor Graphics BLAST	1.2.2	
Synopsys PrimeTime	2003.03 SP1	✓
Synopsys Scirocco	2002.06	✓
Synopsys VSS	2000.05	
Synopsys VCS	7.0	
Mentor Graphics Tau	2.2	
Verplex Conformal LEC	3.4.0.a	

# Known Issues & Workarounds

## General Quartus II Software Issues

Issue	Workaround
The Quartus II software no longer uses the registry to store non-user interface-related settings. Non-user interface-related settings are stored automatically in the <b>quartus2.ini</b> file when you open the Quartus II software user interface for the first time.	You must open the Quartus II software user interface at least once before using the command-line version of the software.
Versions of the Quartus II software earlier than version 3.0 cannot open Block Design Files ( <b>.bdf</b> ) created with the Quartus II software version 3.0 and later.	<p>You can alter the BDF so that it can be opened in earlier versions, but location information will be lost.</p> <ol style="list-style-type: none"> <li>1. Open the BDF in any text editor (vi, emacs, notepad).</li> <li>2. Change the version from 1 . 3 to 1 . 2 in the header section.</li> <li>3. Remove all the lines with string "location," for example:  <pre>(annotation_block (location)(rect -336 -40 -248 -8)).</pre> </li> <li>4. Save the file.</li> </ol>
Changes made in the Assignment Editor are saved only when you choose <b>Save</b> (File menu). If you have turned off <b>Save changes to all files before starting a compilation, simulation, or software build</b> on the <b>Processing</b> page of the <b>Options</b> dialog box (Tools menu), changes you made in the Assignment Editor may not be reflected in the latest compilation.	<p>Turn on <b>Save changes to all files before starting a compilation, simulation, or software build</b> on the <b>Processing</b> page of the <b>Options</b> dialog box (Tools menu).</p> <p><i>or</i></p> <p>Choose <b>Save</b> (File menu) after making any changes in the Assignment Editor.</p>
Not all speed grades of a given device share the same features.	Refer to the Altera data sheet for the device family for further information.
The default setting for the <b>Power-Up Don't Care</b> logic option has been changed to <b>On</b> in the Quartus II software version 2.1 Service Pack 1 and later.	

Issue	Workaround
<p>There is no distinction between output ports and bidirectional ports in AHDL Function Prototypes; instead, all ports listed after the RETURNS keyword are treated as output ports. As a result, if you specify a bidirectional port in a logic function's Function Prototype Statement and do not connect the port to a top-level bidirectional pin or to other logic in the design where you instantiate the logic function, an error can occur.</p>	<p>Connect the port to a top-level bidirectional pin or to other logic in the design.</p>
<p>To use the EP20K400GC655 device in your design, please contact the Altera Customer Applications Department.</p>	
<p>If you have a version of the Quartus® software earlier than the Quartus II software version 1.0 installed on your computer in addition to the Quartus II software, you can start the previous version of the program only by running the <b>runq.exe</b> program from the <b>\quartus\bin</b> directory that contains the earlier version you wish to use.</p>	
<p>You should not create multiple Compiler settings that have the same design entity as the "compilation focus."</p>	
<p>Context-sensitive Help is not available for some items in the Quartus II software.</p>	<p>To locate Help on those items, choose <b>Index</b> (Help menu) and type the name of the item.</p>
<p>For APEX 20KE devices, the Quartus II software provides limited support for the following I/O standards that are not available with the <b>I/O Standard</b> logic option:</p> <ul style="list-style-type: none"> <li>• <b>LVPECL</b> is a differential I/O standard that is similar to the <b>LVDS</b> I/O standard. APEX 20KE devices can support LVPECL I/O pins by using the I/O pins in LVDS mode with an external resistor network.</li> <li>• <b>PCI-X</b> is an enhanced version of the <b>PCI</b> I/O standard that can support a higher average bandwidth. This standard has more stringent requirements than <b>PCI</b>.</li> </ul>	<p>To use the <b>LVPECL</b> I/O standard in APEX 20KE devices in the Quartus II software, set the <b>I/O Standard</b> logic option for the pins to <b>LVDS</b> and connect the pins to an appropriate external resistor network.</p> <p>The APEX 20KE I/O drivers meet the requirements for <b>PCI-X</b>. Turn on the <b>PCI I/O</b> logic option to support <b>PCI-X</b> requirements, including the overshoot clamp.</p>

Issue	Workaround
<p>If a syntax error occurs at the end of a Verilog HDL or VHDL design file, sometimes the Quartus II software will give this generic error:</p> <pre>Verilog HDL syntax error near end of file or VHDL syntax error: experienced unexpected end_of_file -- delimiter or keyword may be missing</pre> <p>It will not give a file name or line number for the error.</p>	<p>This error occurs most often when you have a missing keyword, for example a missing "endmodule" statement at the end of a Verilog HDL file or a missing "END ;" at the end of a VHDL file. You can check the syntax of each individual file with the <b>Analyze Current File</b> command (Processing menu) to identify the file that is causing the problem.</p>
<p>If you open a project that was created using an earlier version of the Quartus II software, you may receive a message that indicates that the database is incompatible and that results of the last compilation will be lost.</p>	<p>To maintain existing placement information and optionally routing information, back-annotate all of the project assignments in the earlier version. You may also need to generate a Quartus II Verilog Mapping file (.vqm) netlist to preserve the result of Physical Synthesis.</p>
<p>The Timing Analyzer does not recognize non-PLL clock signals when using any PLL megafunction.</p>	<p>Make clock settings assignments to all non-PLL clocks.</p>
<p>The Waveform Editor does not allow you to create a bus with nodes that are nonconsecutive members of a bus.</p>	<p>Create buses only with nodes that are consecutive members of a bus. Or, use the <b>Group</b> command (Edit menu) to create groups of arbitrary nodes.</p>
<p>If you are using the <code>altcam</code>, <code>altclklock</code>, <code>altlvds_rx</code>, or <code>altlvds_tx</code> megafunctions, the equations shown in the Equations Section of the Compilation Report are not complete.</p>	<p>To view the complete equations for any of these megafunctions, use the Equations window of the Last Compilation floorplan.</p>
<p>The Quartus II software does not support file names with more than one extension. For example, you cannot use the file name <b>file.eda.edif</b>.</p>	<p>Use file names with only one extension.</p>
<p>If you install the Quartus II software for PCs on a UNIX server that exports shares with the Samba software version 1.9.18p10, you may experience problems accessing project files also on the network.</p>	<p>Altera recommends using version 1.9.16p11 or 2.0 of the Samba software.</p>

Issue	Workaround
If you make assignments to reserve pins as a group or with group notation (debug[7..0]), the Quartus II software does not correctly generate simulation output files, and you receive a warning message saying “Unsupported data type in the top-level module.”	Reserve the pins using single name notation (for example, debug7, debug6, and so on).
The Quartus II software versions 2.1 and later support only version 5.2 and later of the Altera PowerKit™ software. Previous versions of the PowerKit software are not supported with these versions of the Quartus II software.	
If you are using the <b>HSTL Class II</b> I/O standard with an APEX II device, additional information is required.	Contact the Altera Customer Applications department at <a href="mailto:apexii@altera.com">apexii@altera.com</a> for information about Service Packs and device pin-outs.
Do not change the file permissions (such as changing “read-only” to “read and write”) of Quartus II settings and configurations files (.csf, .esf, and so on) while a Quartus II project is open.	Close the Quartus II project before making changes to the file permissions.
The order of ports for the <b>ARM®-based Excalibur MegaWizard® Plug In</b> -generated symbol for the stripe changed in version 2.0 of the Quartus II software. If you re-run the <b>MegaWizard Plug-In Manager</b> (Tools menu) for a design created in a version of the Quartus II software earlier than version 2.0, you will receive port connection errors when you compile the design.	To avoid receiving these errors, adjust the port connections in the BDF after updating the symbol.
Node names containing numbers greater than 2 <sup>31</sup> -1 (2147483647) will cause an Internal Error in the Quartus II software.	Do not use node names containing large numbers.
Occasionally the Programmer does not allow you to use a MAX 7000AE Programmer Output File (.pof) with a MAX 7000AE device. This error sometimes occurs after a compatible MAX 7000B device is used with the MAX 7000AE POF.	Do not switch between compatible MAX 7000B and MAX 7000AE devices when a MAX 7000AE POF is loaded, or reload the MAX 7000AE POF.

Issue	Workaround
<p>The Quartus II software versions 2.1 and later no longer support the Compiler Settings File (.csf) MIGRATION_DEVICES variable.</p>	<p>In order to specify migration device names in the CSF, use the DEVICE_MIGRATION_LIST variable. For example: DEVICE_MIGRATION_LIST = "DEVICE_A, DEVICE_B, DEVICE_C" ;</p>
<p>Routing back-annotation may fail if the back-annotated locations do not match the location assignments in the CSF or if the location assignments are missing. This problem can occur if you change devices, or if you remove some location assignments by using the <b>Assignment Editor</b> (Assignments menu) or by manually editing the CSF.</p>	<p>If you experience a “no fit” or an Internal Error while using routing back-annotation, delete the Routing Constraints File (.rcf) and back-annotate the design again after a successful compilation.</p>
<p>After register duplication has occurred, the duplicated register has a unique name in the form &lt;original name&gt;~&lt;suffix&gt;. The new register name may not properly inherit timing assignments made with wild cards.</p>	<p>Make sure that duplicated register names are included in your wild card match when making timing assignments.</p>
<p>You may receive an “invalid command name” error when you run an existing Tcl script that uses the Tk toolkit for its user interface. Beginning with the Quartus II software version 2.2, the Quartus II software no longer initializes the Tk toolkit automatically when starting any process.</p>	<p>Add the Tcl command “init_tk” to the beginning of any Tcl script that uses the Tk toolkit.</p>
<p>The <b>lpm_fifo MegaWizard Plug-In</b> has been removed from the Quartus II software version 2.2. The lpm_fifo megafunction is still included for backward compatibility with older designs.</p>	<p>Altera recommends that you use the <b>"memory compiler/FIFO" MegaWizard Plug-In</b> for all new designs requiring FIFO functions.</p>
<p>If you receive an error message saying “System resources low...” or if the user interface is slow in responding and there is a lot of disk activity when you are not compiling a design, your system may be running out of free memory.</p>	<p>You can recover system memory by clearing messages from the Messages window. To clear messages from the Messages window, right-click anywhere in the Messages window and choose <b>Clear Messages from Window</b> (right button pop-up menu). Additional memory can be recovered by closing the Floorplan Editor.</p>

Issue	Workaround
Occasionally, the Quartus II software may crash or hang with no error message immediately upon opening a project.	Delete the Quartus Workspace File (.qws) <code>&lt;project name&gt;.qws</code> from the project directory. If the problem persists, delete the <code>&lt;project directory&gt;\db</code> directory.
When you are setting phase shift and duty cycle values for clock signals using the <code>altpll</code> megafunction, some combinations of settings may result in values that cannot be synthesized exactly. Under certain circumstances, the Quartus II software attempts to synthesize the phase shift parameter before the duty cycle parameter.	You should first select values for the parameter (phase shift or duty cycle) that is most important for your design.
The <b>Use Fitter Timing Information</b> setting has been removed from the <b>Netlist Optimizations</b> page of the <b>Settings</b> dialog box (Assignments menu) in the Quartus II software version 3.0.	<p>The Quartus II software version 3.0 supports this netlist optimization setting only in the form of a flow. This flow is called the two-pass optimization flow. You can run this with the following command-line command:</p> <pre>quartus_sh -flow     two_pass_optimization     &lt;project&gt; [-c &lt;csf/ssf&gt;] &lt;Enter&gt;</pre> <p>It can also be embedded in a Tcl script run using the following command:</p> <pre>quartus_sh -t your_script.tcl &lt;Enter&gt;</pre> <p>The Tcl script named <b>your_script.tcl</b> should then contain the following commands:</p> <pre>package require     ::quartus::flow project_open &lt;project&gt; execute_flow     -two_pass_optimization project_close</pre>
During compilation or simulation, the Quartus II software may “hang” and not proceed to the next module if a menu or modal dialog box is open at the time the current module finishes its execution.	Close any open menus or modal dialog boxes before the compilation or simulation reaches the next stage.

Issue	Workaround
<p>The global <b>Preserve Hierarchical Boundary</b> logic option assignment has been removed from the user interface in the Quartus II software version 3.0.</p>	<p>If you need to set the <b>Preserve Hierarchical Boundary</b> logic option to <b>Firm</b>, you can do so on an entity-by-entity basis with the Assignment Editor, or you can use the following Tcl command to make the assignment:</p> <pre>set_global_assignment -entity     &lt;entity_name&gt; -name     PRESERVE_HIERARCHICAL_BOUNDARY     FIRM</pre>
<p>Running individual Quartus II software executables (<b>quartus_map</b>, <b>quartus_fit</b>, and so on) from within the Quartus II Tcl Console may cause the Quartus II software to crash.</p>	<p>You should run individual executables either from within the Quartus II scripting shell (<b>quartus_sh</b>) or directly at a command prompt.</p>
<p>If you have chosen migration devices in the <b>Compatible Migration Devices</b> dialog box, which is available from the <b>Device</b> page in the <b>Settings</b> dialog box (Assignments menu), the Timing Closure Floorplan and the Last Compilation Floorplan will display only the pins and PLLs that are common to all the selected devices. However, the Chip Editor will display all the pins and PLLs available for the device specified for compilation.</p>	
<p>Under certain circumstances, if you remove LogicLock assignments with the <b>Remove Assignments</b> dialog box (Assignments menu), the assignments will not be removed from your project.</p>	<p>Use the <b>LogicLock Regions</b> window (Assignments menu) to remove LogicLock assignments.</p>
<p>When specifying an entity name in the <b>Look in</b> box in the Node Finder, the case of the entity name must match the case of the Compilation focus entity name and the actual design file entity name.</p>	
<p>The online Help for Minimum Timing Analysis does not describe the device families that support this feature.</p>	<p>Minimum Timing Analysis is supported for the following device families:  APEX 20KE, APEX 20KC, APEX II, Mercury, Stratix, Stratix GX, Stratix HardCopy.</p>

Issue	Workaround
Changing devices while the critical paths are shown in the Timing Closure Floorplan can cause the Quartus II software to crash.	Turn off <b>Routing &gt; Show Critical Paths</b> (View menu) before changing devices for compilation.
IP licenses that were issued earlier than June, 2002 will not work in the Quartus II version 3.0 software.	Licenses that will work contain a “SIGN =” portion in the feature line. If the Feature line for your IP does not contain a “SIGN =” portion, then you must obtain a new license from Altera by logging onto <b><a href="http://www.altera.com/support/licensing/ip/lic-ipm-purchased.jsp">www.altera.com/support/licensing/ip/lic-ipm-purchased.jsp</a></b>
If you import LogicLock regions after running the <b>HardCopy Files</b> wizard (Project menu), the Quartus II software may crash.	Import any LogicLock regions (or other entity settings) before running the <b>HardCopy Files</b> wizard. <i>or</i> Close, then reopen your project in the Quartus II software before importing LogicLock regions or other settings.
Under certain circumstances, the Quartus II software may crash if you change device after compiling your design but before opening the Resource Property Editor.	Be sure to change back to the last device you specified for compilation before opening the Resource Property Editor.
Turning <b>Physical Synthesis</b> on in the <b>Netlist Optimizations</b> page of the <b>Settings</b> dialog box on average will cause compilation time to double and peak memory usage to increase by approximately 20%. For large designs, the Progress Bar for the Fitter may appear to be stuck in the 50-70% range while the elapsed time continues to increase. Provided that compilation time has not increased over 10X, this is normal and the compilation should be allowed to finish. In rare cases, the compilation time may increase by more than 10X. In these cases, it is appropriate to apply the workaround if you cannot tolerate such a long compilation time.	If compilation time is excessive with <b>Physical Synthesis</b> turned on, you can either remove or convert LogicLock Regions to <b>soft</b> before recompiling, or you can turn off <b>Physical Synthesis</b> .

Issue	Workaround
<p>The following Altera megafunctions do not have simulation models in the <b>altera_mf</b> library:</p> <pre> altnemmult altpll_reconfig altremote_update altdqs altclkbuf </pre>	<p>Add the corresponding <b>&lt;device&gt;_atoms.v</b> or <b>.vhd</b> file to your design for compilation. These files are located in the <b>\quartus\eda\sim_lib</b> directory.</p>
<p>Repeated compilation using the Fitter without Analysis &amp; Synthesis may cause the Quartus II software to crash during the sixth compilation.</p>	<p>Delete the <b>&lt;project&gt;\db</b> directory and its contents before recompiling the project.</p>
<p>Under certain circumstances, when you open the <b>Change Manager</b> (View &gt; Utility Windows menu) and then select <b>Check and Save All Netlist Changes</b> (Edit menu), the Quartus II software will crash with an internal error.</p>	<p>Open the <b>Resource Property Editor</b> (Tools menu) before opening the <b>Change Manager</b>.</p>
<p>Under certain circumstances, when you are using the incremental fitting feature, you may receive a message saying "Incremental Fitting could not match enough nodes to their LogicLock regions." You may receive this message even though you did not specify any LogicLock regions.</p>	<p>No action is required. The Quartus II software performs a full compilation, ignoring the incremental fitting feature.</p>

## Platform-Specific Issues

### PC Only

Issue	Workaround
<p>Under certain circumstances, the Quartus II installation program may crash or you may receive an error message immediately upon launching the installation program.</p>	<p>Reinstall the <b>stdole32.tlb</b> file from the original Windows distribution disks. To reinstall the file, type the appropriate command at a command prompt. (Note: the command must be typed on one line.)</p> <p><b>Windows NT:</b> &lt;CD-ROM drive letter&gt;:\i386\expand.exe stdole32.tl_ %SystemRoot%\System32\stdole32.tlb &lt;Enter&gt;</p> <p><b>Windows 2000:</b> &lt;CD-ROM drive letter&gt;:\i386\expand.exe stdole32.tl_ %SystemRoot%\System32\stdole32.tlb &lt;Enter&gt;</p> <p><b>Windows XP:</b> &lt;CD-ROM drive letter&gt;:\i386\expand.exe stdole32.tl_ %SystemRoot%\System32\stdole32.tlb &lt;Enter&gt;</p>
<p>It is possible that one of the Quartus II executable files (<b>quartus.exe</b>, <b>quartus_cmd.exe</b>, <b>quartus_swb.exe</b>, <b>quartus_dbc.exe</b>, or <b>quartus_old_sim.exe</b>) may not terminate properly after an error.</p>	<p>Use the Windows Task Manager to end the process before running the Quartus II software again.</p>
<p>If the full, hierarchical name of an instance exceeds 247 characters, it may not be displayed properly in the Quartus II user interface. This problem occurs most often with EDIF netlist files generated by other EDA synthesis tools.</p>	<p>Limit the full, hierarchical instance name to fewer than 247 characters if possible.</p>
<p>Path names longer than 229 characters can cause an internal error in the Quartus II software.</p>	<p>Make sure that all path names do not exceed 229 characters.</p>

Issue	Workaround
<p>A Japanese-language version of the online Help file for the Quartus II software version 1.0 is included on the Quartus II software CD-ROM. You can use the Japanese online Help with the current version of the Quartus II software, but not all Help information will be up-to-date.</p>	<p>To use the Japanese online Help, copy the <b>quartus.chm</b> file from the <b>jhhelp</b> directory of the CD-ROM to your <b>\quartus\bin</b> directory.</p>
<p>If you are running the Quartus II software from a network server, the Quartus II software will not run properly on the client computer if you share the <b>\quartus\bin</b> directory.</p>	<p>You must share the <b>quartus</b> directory, not the <b>\quartus\bin</b> directory.</p>
<p>If you are running the ZoneAlarm personal firewall software, you may receive a message saying, “Can’t start or continue to run database creator” when you launch the Quartus II Simulator.</p>	<p>The Quartus II software is not compatible with the ZoneAlarm software. The ZoneAlarm software mistakenly determines that the Quartus II Simulator is accessing the Internet when it uses TCP/IP for its inter-process communication. You must disable the ZoneAlarm software to run the Quartus II Simulator.</p>
<p>Under some circumstances, the Quartus II software crashes when using the <b>X</b> button to close the Print Preview window if a project is open.</p>	<p>Use the <b>Close</b> button to close the Print Preview window if you have a project open.</p>
<p>If you disconnect your network connection while the Quartus II software is open, you may receive an error message saying “Can’t start or continue to run the db creator.”</p>	<p>Close the Quartus II software before disconnecting the network connection and wait for the “LAN is disconnected” message in the Windows Taskbar before restarting the Quartus II software.</p>
<p>The Quartus II software is not compatible with the MATLAB web server.</p>	<p>Turn off the MATLAB web server in the <b>Services Control Panel</b> (Start menu) before running the Quartus II software.</p>
<p>Under some circumstances, the Quartus II splash screen appears and the Quartus II icon appears in the Taskbar, but the graphical user interface does not appear.</p>	<p>The registry settings controlling the position of the Quartus II windows may have become corrupted. Type the following command at a command prompt:  <code>quartus -reset_desktop &lt;Enter&gt;</code></p>
<p>Under some circumstances, the Quartus II software may run correctly the first time it is started after installation, then fail to run with a “License Not Found” error thereafter.</p>	<p>If you have specified multiple license servers in either your <b>LM_LICENSE_FILE</b> environment variable or on the <b>License Setup</b> page of the <b>Options</b> dialog box (Tools menu), you must make the license server that serves the Quartus II software license the first server specified on the line.</p>

Issue	Workaround
Opening the Quartus II software by dropping a Quartus II project file (.quartus) or Quartus II Archive file (.qar) onto a shortcut to the Quartus II software will cause the Quartus II software to crash when the project is compiled.	Start the Quartus II software before opening a Quartus II project file or QAR file.
If you install the stand-alone Quartus II Programmer and the Quartus II software, and then uninstall either one, the Programmer may report “JTAG Server -- internal error code 82 occurred” when you click the <b>Add Hardware</b> button in the <b>Hardware Setup</b> dialog box (Edit menu). This error occurs because uninstalling the software has disabled the JTAG Server service.	Manually restart the JTAG Server service by locating the <b>jtagserver.exe</b> program and at a command prompt for that directory, type <code>jtagserver --install &lt;Enter&gt;</code>
Under certain circumstances, when running the Quartus II software on non-English language versions of the Windows 2000 or Windows XP operating system, the <b>Mode</b> list in the Programmer does not operate correctly.	To change programming mode, click the <b>Mode</b> list, and then type a character to select the corresponding mode. J JTAG mode I In-Socket programming mode P Passive Serial programming mode A Active Serial programming mode

**Solaris, HP-UX & Linux**

Issue	Workaround
The Quartus II Help is not available if you have set either the MWNO_RIT or the MWDONT_XINITTHREAD environment variables before running the Quartus II software.	Remove the variables from your environment and allow the Quartus II software to set these variables automatically, if needed.
If you are using the Exceed X server software for Windows while running the Quartus II software, the font size may be larger than the line height. This problem occurs most often if you installed the Exceed software while running at a screen resolution greater than 1024 × 768.	Reinstall the Exceed software while running at a screen resolution of 1024 × 768. You can then switch back to your normal, higher resolution setting.
Under some circumstances, there may be editor windows listed in the Window menu that you cannot see.	To display the hidden windows, choose <b>Cascade</b> (Window menu).

Issue	Workaround
You cannot launch the AXD Debugger software from within the Quartus II software.	Launch the AXD Debugger software from outside the Quartus II software.
Under some circumstances, the Internet connectivity features of the Quartus II software are not functional.	Specify the full path to your web browser software on the <b>Internet Connectivity</b> page of the <b>Options</b> dialog box (Tools menu). If you access the Internet through a proxy server, you must also specify the address of the proxy server and its port number.
The <b>Colors</b> list in the <b>Block &amp; Symbol Editor Color Options</b> page of the <b>Options</b> dialog box (Tools menu) or <b>Format</b> tab of the <b>Properties</b> dialog box (Edit menu) for any object in the Block or Symbol Editors may remain open, and may cause an internal error if you click anywhere else in the Quartus II software before closing the <b>Colors</b> list.	Select a color to close the <b>Color</b> list box.
You cannot run the Model Technology ModelSim software from the <b>EDA Tool Post-Compilations Options &gt; Run Simulation Tool</b> command (Processing menu) from within the Quartus II software.	Run the ModelSim software outside the Quartus II software.
You can access the Quartus II online Help by typing <code>hh quartus.chm &lt;Return&gt;</code> at a command prompt.	
If you attempt to exit from the Quartus II software while the Tutorial window is open, the Tutorial window may remain open and may not respond to your commands.	Close the Tutorial window before exiting from the Quartus II software.
When the LogicLock Regions window is floating, you cannot drag and drop node names to it from the Node Finder.	Dock the LogicLock Regions window before dragging node names to it from the Node Finder.
If you are accessing the Quartus II software through one of the following versions of the Hummingbird Exceed software (6.2, 7.0, 7.1, or 8.0) and have any Microsoft Office application or Internet Explorer open, the Quartus II user interface may start very slowly.	Contact Hummingbird Software at <b>www.hummingbird.com</b> for a patch for the Exceed software.
Spaces in directory paths or file names used in the Quartus II command-line executables will cause an error.	Rename the file or directory such that it does not contain spaces.

Issue	Workaround
<p>Semicolons in command-line arguments, such as in the following example: <code>quartus_map -l path1;path2;path3</code>, will cause an error because the software interprets the arguments as separate commands.</p>	<p>Enclose command-line arguments that use (or require) semicolons (for example, <code>quartus_map -l</code> and <code>quartus_pgm -o</code>) in quotes. For example, <code>quartus_map -l "path1;path2;path3"</code></p> <p>To intentionally perform multiple commands on a single line, enclose the semicolons in quotation marks. For example:</p> <pre>quartus_sh --tcl_eval puts Hello ";" puts World</pre>
<p>Spaces in command-line arguments, even when enclosed in quotes, such as in the following example <code>--family="APEX II"</code> will be seen as two separate arguments and will cause an error.</p> <p>Additionally, the command <code>quartus_sh --tcl_eval puts "Hello World"</code> will not work on UNIX or Linux.</p>	<p>The recommended usage in this example is <code>--family=APEXII</code>.</p> <p>You can use escaped quotation marks (<code>\ "</code>) to enclose strings for Tcl, but any whitespace characters within the string will be reduced to a single space.</p> <p>Example:</p> <pre>quartus_sh --tcl_eval puts \"Hello World\"</pre>
<p>Portions of the SOPC Builder may not function correctly if you perform a cross-platform installation (for example, from a Solaris workstation to a Linux workstation).</p>	<p>Install the software from the same platform as that on which you will run it.</p> <p><i>or</i></p> <p>Type the following command at a command prompt on either platform (note the command must all be on one line):</p> <pre>&lt;path to perl&gt;/perl -x &lt;path to Quartus II&gt;/sopc_builder/bin/regs opc.pl --quartus_root_dir=&lt;path to Quartus II&gt; &lt;Enter&gt;</pre>
<p>Under certain circumstances on systems without Nios installed, you may receive an error message saying <code>"nios-convert: perl: not found"</code>.</p>	<p>Place a copy of, or a symbolic link to <b><code>\$QUARTUS_ROOTDIR/&lt;platform&gt;/perl561/bin/perl</code></b> in your <code>/bin</code> or <code>/usr/bin</code> directory, where <code>&lt;platform&gt;</code> is <b>"solaris"</b> for Solaris, <b>"hp11"</b> for HP-UX, or <b>"linux"</b> for Linux.</p>

**Solaris Only**

Issue	Workaround
<p>The ARM-based <b>Excalibur MegaWizard Plug-In</b>, which is available from the <b>MegaWizard Plug-In Manager</b> requires the Java Runtime Environment (JRE) version 1.3, which has already been installed on your computer. On Solaris workstations, however, you may need to install extra patches to the operating system in order for JRE 1.3 to function properly.</p>	<p>Check the web site <a href="http://java.sun.com/j2se/1.3/install-solaris-patches.html">java.sun.com/j2se/1.3/install-solaris-patches.html</a> for information about any patches that might be needed.</p>
<p>A Japanese-language version of the online Help file for the Quartus II software version 1.0 is included on the Quartus II software CD-ROM. You can use the Japanese online Help with the current version of the Quartus II software, but not all Help information will be up-to-date.</p>	<p>To use the Japanese online Help, copy the <b>quartus.chm</b> file from the <b>jhhelp</b> directory of the CD-ROM to your <b>/quartus/solaris</b> directory.</p>
<p>If you attempt to exit from the Quartus II software while the Tutorial window is open, the Tutorial window may remain open and may not respond to your commands.</p>	<p>Close the Tutorial window before exiting from the Quartus II software.</p>
<p>If you attempt to use the Excalibur Stripe Simulator (ESS) with the ModelSim software, you may receive an error message saying that the ModelSim software cannot locate the ESS libraries.</p>	<p>Add the following setting to your environment: <code>QESS_PLATFORM solaris</code>. In addition, if your designs are in Verilog HDL, you must set your <b>veriusers</b> path as follows:</p> <pre>veriusers = \$QESS_ROOTDIR/            \$QESS_PLATFORM/libess_sspli.so</pre>
<p>If you are running the FLEXlm license server software on a Solaris server, the <b>alterad</b> daemon may fail to start and you may receive the following message: "Vendor daemon can't talk to lmgrd"</p>	<p>Use the following script to start the <b>lmgrd</b> daemon:</p> <pre>#!/bin/sh ulimit -n 1024 ulimit -H -n 1024 lmgrd \$*</pre>
<p>Launching the SOPC Builder without certain run-time patches to the operating system may cause you to receive a message indicating that it "Could not create the Java virtual machine."</p>	<p>Visit the web site at the following URL to determine and download the appropriate patches for your system: <a href="http://sunsolve.sun.com/pub-cgi/show.pl?target=patches/patch-access">sunsolve.sun.com/pub-cgi/show.pl?target=patches/patch-access</a>.</p>

Issue	Workaround
If you double-click or click and hold on drop-down list boxes in the Property Resource Editor the Quartus II software may crash.	

**HP-UX Only**

Issue	Workaround
You receive error messages indicating that you do not have required permissions to perform the requested operation while using Network Information Services (NIS).	Add a plus-sign (+) followed by a carriage return on a line by itself as the last line in both of the following files: <b>/etc/passwd</b> and <b>/etc/group</b> .
Attempting to convert your device SRAM Object Files (.sof) to Programmer Output Files (.pof) for use with a configuration device, such as an EPC2 device, causes the Quartus II software to “hang” when you open the Conversion Setup File (.cof).	Create the POF as usual and add it to your project with the <b>Add Files to Project</b> command (Project menu).
A Japanese-language version of the online Help file for the Quartus II software version 1.0 is included on the Quartus II software CD-ROM. You can use the Japanese online Help with the current version of the Quartus II software, but not all Help information will be up-to-date.	To use the Japanese online Help, copy the <b>quartus.chm</b> file from the <b>jhelp</b> directory of the CD-ROM to your <b>/quartus/hp11</b> directory.
Programming EPC16 configuration devices causes the Quartus II software to crash.	
If you float any Utility window (Change Manager, Node Finder, Project Navigator, Status Window, etc.) in the main window with the <b>Restrict to Main Window</b> command (right-button popup menu), and then maximize that window after the Report window has been opened, the Quartus II software may crash.	Do not maximize Utility windows after restricting them to the main window.

**Linux Only**

Issue	Workaround
A Japanese-language version of the online Help file for the Quartus II software version 1.0 is included on the Quartus II software CD-ROM. You can use the Japanese online Help with the current version of the Quartus II software, but not all Help information will be up-to-date.	To use the Japanese online Help, copy the <b>quartus.chm</b> file from the <b>jhhelp</b> directory of the CD-ROM to your <b>/quartus/linux</b> directory.
If the MasterBlaster™ download cable is not listed in the <b>Available hardware items</b> list in the <b>Hardware Settings</b> tab of the <b>Hardware Setup</b> dialog box, but it is connected properly, you may not have read/write permission for the serial ( <code>dev/ttySx</code> ) port to which the MasterBlaster cable is connected.	Have a system administrator assign read/write permission for the appropriate port. This change can be accomplished by adding you to the “uucp” group, or by giving read/write permission for the serial port to everyone, using the following command: <code>chmod o+rw /dev/ttySx</code> where <i>x</i> is the serial port affected.
This release of the Quartus II software supports the ByteBlaster II and ByteBlasterMV download cables using either Passive Serial or JTAG modes. Although you can generate Jam Files ( <b>.jam</b> ) and Jam Byte-Code Files ( <b>.jbc</b> ), these file types are not supported for device configuration on Red Hat Linux version 7.1. Additionally, the EPC4, EPC8, and EPC16 configuration devices are not supported at this time, and programming times of EPC2 devices may be extremely slow.	For information about using a ByteBlaster II or ByteBlasterMV download cable with the Quartus II software on the Linux operating system, refer to the <i>Quartus II Installation &amp; Licensing Manual for UNIX and Linux Workstations</i> , or contact Altera Customer Applications.
If you are using the ReflectionX X-server software as your display on a Linux workstation, the Quartus II software may hang and a white box may appear.	Set the <code>QUARTUS_MWWM</code> environment variable to <code>allwm</code> and then start the Quartus II software without the splash screen by typing the following commands at a command prompt: <code>setenv QUARTUS_MWWM allwm &lt;Enter&gt;</code> <code>quartus -no_splash &lt;Return&gt;</code>
Running a Tcl script with the <b>Tcl Scripts</b> command (Tools menu) or from within the Tcl Console while a process (compilation, simulation, software build) is running in the background can cause the Quartus II software to crash with an internal error.	Run Tcl scripts only when compilation, simulation, or software build processes are not running.

Issue	Workaround
If you double-click or click and hold on drop-down list boxes in the Resource Property Editor the Quartus II software may crash.	
When running the Quartus II software under the Red Hat Linux 8.0 operating system, the <b>LogicLock Regions Properties</b> dialog box may not be shown completely.	
When running the Quartus II software under the Red Hat Linux 8.0 operating system, the <b>Insert Symbol</b> dialog box and the MegaWizard Plug-In Manager window cannot be closed using the Window Close (X) button in the top right corner.	Right-click on the title bar of the dialog box or window and choose <b>Close</b> (right-button pop up menu).
If you float any Utility window (Change Manager, Node Finder, Project Navigator, Status Window, etc.) in the main window with the <b>Restrict to Main Window</b> command (right-button popup menu), and then maximize that window after the Report window has been opened, the Quartus II software may crash.	Do not maximize Utility windows after restricting them to the main window.
Under certain circumstances, the Quartus II software may not start properly.	Ensure that the <b>/etc/hosts</b> file has an entry for the hostname of the machine on which you are running. For example, if the workstation is named “orange”, there should be an entry in <b>/etc/hosts</b> with the IP address of the “orange” workstation as shown below: <i>&lt;IP address of orange&gt; orange</i>
The Quartus II software may crash if you have the Graphic Editor open on a Block Design File (.bdf) and the Programmer open and you type out of range values for <b>Number of Words</b> and <b>Word Size</b> in the <b>Number of Words &amp; Word Size</b> dialog box in the Memory Editor.	Enter positive integers only (no negative numbers or alphabetic characters) in the <b>Number of Words</b> and <b>Word Size</b> boxes.

## Device Family Issues

### Mercury

Issue	Workaround
<p>If your Quartus II version 1.0 or 1.1 design for a Mercury device uses the <code>altlvds_tx</code> or <code>altlvds_rx</code> megafunction, and you archived the design, you may have functional problems in your design, including inverted signals.</p>	<p>Delete the <code>altlvds_tx</code> or <code>altlvds_rx</code> megafunction from the design and replace it with the version included with the current version of the Quartus II software before compiling your design in the Quartus II software version 2.1 or later.</p>

### Excalibur

Issue	Workaround
<p>You may receive the message “System Build Descriptor File missing parameter <code>programming_clock_frequency</code>” for System Build Descriptor Files (<b>.sbd</b>) generated in the Quartus II software version 2.0 and earlier, after selecting the <b>Boot from Serial</b> option in the <b>ARM-based Excalibur MegaWizard Plug-In</b>.</p>	<p>Rerun the <b>ARM-based Excalibur MegaWizard Plug-In</b> in the current version of the Quartus II software to regenerate the SBD File and correct the error.</p>
<p>If you are using the Stripe-to-PLD Bridge in Excalibur EPXA10 Devices, your design may not function due to the Stripe-to-PLD Bridge lockup errata if either of the following options is turned on in the Quartus II software:  <b>Remove Redundant Logic Cells</b>  <b>Perform WYSIWYG Primitive Resynthesis</b>                      Please refer to the EPXA10 Device Errata Sheet for details on the device errata.</p>	<p>To avoid bridge lock-up, ensure that the <b>Remove Redundant Logic Cells</b> option is turned off for the project.                      If the <b>Perform WYSIWYG Primitive Resynthesis</b> option is turned on for your project, you may receive warnings that the stripe signals were not routed correctly. To eliminate the warnings, re-run the <b>MegaWizard Plug-In Manager</b> in the Quartus II version 2.2 software. This procedure will create an additional settings file (<code>alt_exc_stripe.esf</code>) to ensure that the required logic elements are implemented.</p>

Issue	Workaround
<p>Designs targeting Excalibur devices that use Boot-from-Flash mode may not operate when downloaded to the target board if the Quartus II Software Builder or SOPC Builder Excalibur-build script were used to generate the flash programming file.</p>	<p>The Excalibur boot loader in the Quartus II software version 3.0 does not function correctly if the Quartus II Software Builder is used to generate the flash programming file. This is because the compression option that is used with the <b>makeprogfile</b> utility during the software build process does not work with this version of the bootloader. To work around this issue, do not use the Software Builder to generate a programming file, but instead use the <b>makeprogfile</b> utility at the command line with the <b>-nc</b> (no compression) option. If you are using the SOPC Builder Excalibur-build script, you must edit the script located in the <b>&lt;XA dev kit install directory&gt;\bin</b> folder. Modify line 1034 of this script to remove the <b>-nc</b> option. For example, line 1034 should be changed as shown in this example.</p> <pre>\$command = "makeprogfile -nc -b \${fileBase}_bootdata.o \$SBD \$SBI \${fileBase}.hex";</pre> <p>You must recompile your software project for this change to take effect.</p>

**Cyclone, Stratix & Stratix GX**

Issue	Workaround
<p>Inverting the clock signal of a logic cell that has a clock enable signal with the Resource Property Editor when other logic cells in the same LAB share both the clock and clock enable signals will pass the netlist checks run by choosing the <b>Check and Save All Netlist Changes</b> command (Edit menu) but may cause the Quartus II software to crash with an internal error in the Assembler.</p>	<p>Invert the clock signal on all logic cells with common clock &amp; clock enable signals. Inverting only one clock signal in the LAB requires that you change your source.</p>

Issue	Workaround
<p>Under certain circumstances, a LogicLock region in the design appears after compilation as a 1 x 1 block in the lower-left corner of the device floorplan.</p>	<p>This problem can occur when both the <b>Automatically route signal probe signals</b> option and the <b>Smart Compilation/More disk space</b> option on the <b>Mode</b> page in the <b>Settings</b> dialog box (Assignments menu) are turned on.</p> <p>To prevent this problem from occurring in the future, perform the following steps:            Turn off the <b>Smart Compilation/More disk space</b> option  <i>or</i>            1. Turn on the Preserve fewer node names option.            2. Turn off the <b>Automatically route signal probe signals</b> option.            3. Recompile your design.            4. Create the desired LogicLock regions.</p>
<p>The Quartus II software may perform register duplication into I/O cells even though you have set the <b>Netlist Optimizations</b> option to <b>Never Allow</b> for that register.</p>	<p>Turn off the <b>Auto Packed Registers</b> option for the affected register.</p>
<p>When you use a Routing Constraints File (.rcf) to control fitting after performing Routing Back-Annotation, your timing analysis results may change slightly due to parasitic and other effects. Any change will be very small.</p>	
<p>If you use the SignalProbe feature to observe the signals at an output pin, by routing them to another output pin, the SignalProbe output pin signal will be shown as Unknown “X” in the Quartus II Simulator.</p>	<p>The signal will be correct in actual operation, the error appears only in the Quartus II Simulator.</p>
<p>In the <b>SignalProbe Source to Output Delays</b> table of the Timing Analyzer Report, the following right-button menu commands are not available that are available in other similar Timing Analyzer Report tables:</p> <ul style="list-style-type: none"> <li>• <b>List Paths</b></li> <li>• <b>Locate in Chip Editor</b></li> <li>• <b>Locate in Timing Closure Floorplan</b></li> <li>• <b>Locate in Last Compilation Floorplan</b></li> </ul>	<p>You can use other Timing Analyzer Report tables to list and locate the affected paths.</p>

Issue	Workaround
Under certain circumstances, the Quartus II software can crash with an internal error at about 28% complete in the Fitter module.	Open the <b>LogicLock Regions</b> window (Assignments menu) and right-click on each LogicLock region that is highlighted in red. Choose <b>Repair Branch</b> on the right-button pop-up menu to fix the corrupted LogicLock region. After all corrupted regions are fixed, recompile your design.
The new automatic hold time optimization algorithm may increase your compilation times significantly.	In the <b>Fitting</b> page of the <b>Settings</b> dialog box (Assignments menu), turn off <b>Optimize Hold Timing</b> .
When compiling Stratix, Stratix GX and Cyclone designs with tight $t_{SU}$ requirements, the Quartus II software may choose I/O delay chain settings to meet the $t_{SU}$ constraint such that $t_H = 0$ is not guaranteed at I/Os, if the user had no $t_H = 0$ constraint set on these I/Os.	If your design requires $t_H = 0$ on some or all of the I/Os, you should make appropriate $t_H$ assignments so that the Quartus II software will optimize and analyze them.

**Stratix and Stratix GX**

Issue	Workaround
Designs that make use of the DQS, Fast Clock, or corner LVDS PLLs in Stratix and Stratix GX devices <i>and</i> have back-annotated routing in the Quartus II software version 2.2 or earlier may generate warnings in version 3.0. The warning will indicate that back-annotated routing will be ignored for these connections. As result, the routing for these resources may be different from the routing when compiled with the Quartus II software version 2.2 SP2.	These warnings can be ignored safely. You should back-annotate the routing achieved using the Quartus II software version 3.0 to create a new Routing Constraints file ( <b>.rcf</b> ). Only the routing constraints for DQS, corner LVDS PLL, and fast clocks should change.
If you use the <code>altdio_bidir</code> or <code>alt_dqs</code> megafunction and connect any data port directly to VCC or GND, the Quartus II software version 3.0 SP1 will insert an additional LE in the circuit path.	

Issue	Workaround
<p>Under certain circumstances, you may receive the following Internal Error message  “Assembler bitfield error:  Writing high to  DB_ILLEGAL_HIGH_ADDRESS;  address = -3”.</p>	<p>Open the Pin-Out (.pin) file and the Input Pins section of the Fitter Report and check to see if any of the following pins (CLK0, 2, 9, 11, and FPLL[7..10]) have any of the following logic option assignments: <b>Enable Bus Hold, Weak Pull-Up Resistor, or Differential Termination</b>. These could be the result of user assignments, Fitter placement, or global logic option settings.  To avoid receiving the error in the future, back-annotate the design, remove the assignment(s) from the affected pin(s), and re-run the Fitter and Assembler.</p>
<p>The behavior of the 0-degree phase shift setting of the DLL_PHASE_SHIFT parameter of the altdqs megafunction or the <b>DQS Phase Shift</b> logic option with the altdiobidir megafunction has changed in the Quartus II software version 3.0 SP2. The previous behavior produced an uncharacterized delay that cannot be specified to fall within the specified 500 ps delay difference.</p>	<p>If your design uses this setting and does not work correctly after installing the Quartus II software version 3.0 SP2, you should contact the Altera Applications department for further information.</p>

**Stratix**

Issue	Workaround
<p>Versions of the Quartus II software earlier than version 3.0 SP1 did not correctly implement the fast PLL normal mode compensation delay in EP1S40 devices. The Quartus II software will not warn of this condition when compiling designs created with the Quartus II software earlier than version 2.2.</p>	<p>The Quartus II software version 3.0 SP1 implements the feature correctly. If your design was created with the Quartus II software version earlier than 3.0 SP1 you should recompile your design to obtain the correct results. If your design requires using the previous results, you can enter the following values for the clk&lt;n&gt;_phase_shift parameter for each clock port you are using in the altp11 megafunction:  Center PLL (PLLs 1, 2, 3, 4) : -1990 ps  Corner PLLs (PLLs 7, 8, 9, 10) : -420 ps</p>

<b>Issue</b>	<b>Workaround</b>
<p>Versions of the Quartus II software earlier than version 2.2 did not correctly implement the following functions in DSP blocks in Stratix devices:</p> <ul style="list-style-type: none"> <li>• Mixed sign multiplications of 19 bits and greater</li> <li>• Dynamic sign multiplications of 19 bits and greater</li> <li>• Signed multiplications greater than 36 bits</li> </ul>	<p>Designs that implement DSP functions must be recompiled in the Quartus II software version 2.2 or later. The Quartus II software version 2.2 will implement the design correctly, but will use more resources and have reduced performance from earlier versions.</p>
<p>Designs compiled for Stratix EP1S40ES devices must be recompiled for the EP1S40 device before programming.</p>	
<p>Stratix PLL simulation models have been enhanced to handle jitter on the input clock. This enhancement has the unintended side effect that functional simulations for LVDS designs using cascaded PLLs may be incorrect by one clock cycle.</p>	<p>Altera recommends that you perform Timing Simulation to display the correct behavior in the Quartus II Simulator or in other EDA Simulators.</p>

**Changes to Stratix PLL Timing:**

<b>Enhanced PLL Maximum VCO Frequency (MHz)</b>			
<b>Speed Grade</b>	<b>-5</b>	<b>-6</b>	<b>-7</b>
Quartus II Ver. 2.2	1000	1000	1000
Stratix Datasheet Ver. 3.0	800	800	800
Quartus II Ver. 2.2 SP1	800	800	600

<b>Fast PLL Maximum VCO Frequency (MHz)</b>			
<b>Speed Grade</b>	<b>-5</b>	<b>-6</b>	<b>-7</b>
Quartus II Ver. 2.2	1000	1000	1000
Stratix Datasheet Ver. 3.0	840	840	840
Quartus II Ver. 2.2 SP1	1000	1000	700

**For Enhanced PLLs (EPLLs):**

The Quartus II software version 2.2 SP1 and later will enforce the 300–800 MHz maximum VCO frequency range as specified in the Stratix device family data sheet for -5 and -6 speed grades. The PLL VCO frequency range for the -7 speed grade is 300–600 MHz.

**For Fast PLLs (FPLLs):**

The Quartus II software version 2.2 SP1 and later will continue to support the 300–1000 MHz PLL VCO frequency range when the FPLL is used as a general purpose PLL. The higher PLL VCO frequency range enables more flexibility in choosing multiplication and division factors in the Quartus II software. When the FPLL is used in Source Synchronous mode, the PLL VCO frequency range is unchanged from the data sheet specification of 300–840 MHz.

**Stratix GX**

Issue	Workaround
<p>Currently the simulation models provided for the <code>altgxb</code> megafunction do not model the power-up condition correctly for simulation in other EDA simulation tools.</p>	<p>You must manually set the <code>pll_areset</code> signal to power up high in your test bench or simulation vector file. Refer to “Perform a Functional Simulation...” topics in the “Using Other EDA Simulation Tools” section of the Quartus II Help for more information.</p>
<p>The Quartus II software version 3.0 Service Pack 1 also supports PowerGauge™ simulation-based power estimation for the Stratix GX device family. The power estimation is calculated based upon the number of channels used per transceiver block, the toggle rate of the output and the data transfer rate.</p>	
<p>The online Help for the Quartus II software version 3.0 and later contains incorrect information about the <code>altgxb</code> megafunction. The <code>SIGNAL_THRESHOLD_SELECT</code> parameter is incorrectly shown in the list of parameters as <code>SIGNAL_LOSS_THRESHOLD_SELECT</code>. The settings for that parameter are shown as being 80, 290, 450, or 590 mV with the default being 80 mV if no setting is specified. However the <code>altgxb</code> megafunction has been changed and the settings are actually 530, 700, 740, and 840 mV. However, for backward compatibility, the settings written to the AHDL, VHDL, or Verilog HDL instantiation of the megafunction are 80, 290, 450, or 590 mV. Those values are converted to the correct ones during compilation. These voltages are measured using PRBS patterns sent as serial input to the Stratix GX receiver input.</p>	<p>Use the values specified in the megafunction rather than the values listed in Help.</p>

### Changes to Stratix GX Pre-emphasis Settings

The Pre-emphasis settings shown below apply to Production devices rather than Engineering Sample (ES) devices. The Pre-emphasis settings shown in the Quartus II online Help are correct for ES devices.

#### 100 Ohm termination

Pre-emphasis setting	400 mV	800 mV	1000 mV	1200 mV	1400 mV
0	0%	0%	0%	0%	0%
1	15%	10%	5%	5%	5%
2	40%	35%	25%	15%	10%
3	75%	65%	45%	30%	25%
4	125%	100%	65%	45%	30%
5	140%	140%	85%	55%	40%

#### 120 Ohm termination

Pre-emphasis setting	480 mV	960 mV	1200 mV	1440 mV
0	0%	0%	0%	0%
1	5%	5%	5%	5%
2	30%	25%	15%	10%
3	65%	55%	35%	25%
4	110%	85%	55%	35%
5	125%	120%	70%	N/A

#### 150 Ohm termination

Pre-emphasis setting	600 mV	1200 mV	1500 mV
0	0%	0%	0%
1	5%	5%	5%
2	15%	15%	5%
3	45%	40%	20%
4	85%	65%	N/A
5	110%	100%	N/A

**Cyclone**

Issue	Workaround
Altera recommends that the frequency of the external clock output of the PLLs be limited to 312 MHz.	
The Cyclone EP1C3T100 device does not support the <b>LVDS</b> I/O standard on any pins.	Use the Cyclone EP1C3T144 device instead. It supports the <b>LVDS</b> I/O standard.
The operating frequency range of the PLL has been changed. In the Quartus II software version 3.0 and earlier, the range was 300 MHz to 800 MHz. In version 3.0 Service Pack 1, that range is changed to 500 MHz to 1000 MHz because of concerns about jitter at frequencies below 500 MHz. Because of this change, the minimum input frequency is now 15.625 MHz (previously 15 MHz) and the minimum output frequency is also 15.625 MHz (previously 9.38 MHz).	Recompile your design after installing the Quartus software version 3.0 Service Pack 1.
The PLL lock circuit does not function correctly for PFD (Phase Frequency Detector) frequencies below 200 MHz when the temperature is below -20°C.	If operation at temperatures below -20°C is required, choose a higher input frequency and clock division (N) factor such that the PFD input frequency is higher than 200 MHz.

**APEX II**

Issue	Workaround
If you use the <code>altdio_in</code> or <code>altdio_bidir</code> megafunction and do not connect the <code>dataout_h</code> and <code>dataout_l</code> ports, you will receive an error message and the design will fail to compile.	Connect the <code>dataout_h</code> and <code>dataout_l</code> ports.

**Design Flow Issues**

**Verification**

Issue	Workaround
Node names for module outputs that are directly connected to inferred objects (counters, and so forth) cannot be added to a SignalTap II File (.stp).	To add such node names to an STP File, you should first assign those names to a signal bus and then add the bus to the STP File.

Issue	Workaround
<p>If you select <b>SignalTap II: pre-synthesis or SignalTap II: post-fitting</b> in the <b>Filter</b> list of the Node Finder and select a bus to add to the STP File, the Quartus II software may expand the bus into individual nodes that may be removed during synthesis, resulting in an error.</p>	<p>Delete the nodes and recompile the project. You can select individual nodes in the Node Finder and group them in the SignalTap II window using the <b>Group</b> command (Edit menu).</p>

***Integrated Synthesis (VHDL and Verilog HDL)***

Issue	Workaround
<p>The Verilog and VHDL extractors now support the <code>translate_off</code> and <code>translate_on</code> pragmas. This change in support may cause problems in some designs that relied on the behavior of the Quartus II software versions earlier than version 2.1, which ignore pragmas. A common case is where you have a MegaWizard-generated VHDL or Verilog HDL megafunction and have added <code>translate_off</code> and <code>translate_on</code> pragmas to hide the internal details from your EDA synthesis tool. If you use those pragmas, the details will also be hidden from the Quartus II software, and as a result, the megafunctions will not be implemented when you compile using the Quartus II software version 2.1 and later.</p>	

Issue	Workaround
<p>Some designs that compiled successfully using the Quartus II software version 2.0 may not compile successfully using the Quartus II software version 2.1 and later. Common issues are:</p> <ul style="list-style-type: none"> <li>• Assigning to a single register in multiple Always Constructs or Process Constructs. The Quartus II software version 2.1 and later will give a multiply-driven signal error.</li> <li>• Width mismatches in VHDL that were not caught in the Quartus II software version 2.0.</li> <li>• Referring to another generic within a generic list in VHDL, for example having generic WIDTH and generic DATA(WIDTH downto 0). This feature is not officially supported in VHDL, but it is supported in many tools including the Quartus II software version 2.0. It is not supported in the Quartus II software version 2.1 and later.</li> </ul>	
<p>The Quartus II software version 2.1 and later connect all nets driven by GND together, and all nets driven by VCC together. This can cause confusing error messages, as an electrical conflict on one GND net may be reported on any GND net, not necessarily the one that is actually causing the problem.</p>	
<p>The Quartus II software version 3.0 gives the message “Error: Duplicate entity &lt;name&gt; found in file &lt;filename1&gt; colliding with the one found in file &lt;filename2&gt;,” for a project that compiled successfully with Quartus II 2.2 or earlier.</p>	<p>The Quartus II software version 2.2 and earlier versions gave a Warning when they encountered a duplicate definition of a VHDL or Verilog entity and ignored the duplicate. The Quartus II software version 3.0 will give an error message when it finds two or more definitions of a VHDL or Verilog entity in the same project. To avoid this error in the future, remove the duplicate entity or entities.</p>

Issue	Workaround
<p>The Quartus II software version 3.0 gives the message “Error: unsupported choice with meta-value ‘X’” (or ‘-’) for a project that compiled successfully with the Quartus II software version 2.2 or earlier. This occurs in a case statement that uses the meta-values ‘X’ or ‘-’.</p>	<p>Previous versions of the Quartus II software ignored a case item with a meta-value and printed a Warning message. However, this can cause simulation-synthesis mismatches and this design style can also be synthesized differently with other synthesis tools. To match the behavior of the Quartus II software version 2.2, delete the case item with the meta-value. If this is not the behavior you want, re-code your design to avoid the use of ‘X’ in the case statement.</p>

**Verilog HDL Integrated Synthesis**

Issue	Workaround
<p>Verilog-2001 mode is enabled by default. This mode can cause some issues with Verilog-1995 designs, most commonly due to new reserved words in Verilog-2001 such as config.</p>	<p>Do not use Verilog-2001 reserved words as identifiers or select <b>Verilog-1995</b> on the <b>Verilog HDL</b> input page under <b>HDL Input Settings</b> of the <b>Settings</b> dialog box (Assignments menu).</p>
<p>The Quartus II software version 2.1 and later looks for files in an <code>include</code> compiler directive in the project root directory and the user library directories. If there is a path specified, it is interpreted as being relative to the project root directory or the user library directory.</p>	
<p>Verilog HDL escaped names that look like vectors can cause problems in the Quartus II software. For example, if you have a single-bit component port named <code>\my_vector_port[3:0]</code>, the Quartus II software versions 2.1 and later will treat it as an array port.</p>	<p>You should avoid using escaped port names in the Quartus II software version 2.1 and later.</p>
<p>The Quartus II software version 2.1 and later does not allow two parameter value overrides (Defparam Statements) for a parameter. This behavior is different from the IEEE Std. 1364-2001 <i>IEEE Standard Verilog Hardware Description Language</i> manual, in which the last Defparam Statement is used if there are multiple Defparam Statements.</p>	

Issue	Workaround
<p>The Quartus II software version 3.0 gives the message “Error: illegal Procedural Assignment to nonregister data type &lt;name&gt;,” or “Error: illegal continuous assignment to non-net data type &lt;name&gt;,” for a project that compiled successfully with the Quartus II software version 2.2 or earlier.</p>	<p>The Quartus II software version 3.0 enforces the distinction between reg data types and wire data types, as required in the Verilog standard. The Quartus II software version 2.2 and earlier did not enforce this distinction. To avoid receiving this error in the future, declare the variable as a wire when you use a continuous assignment, and as a reg when you use a procedural assignment.</p>

**VHDL Integrated Synthesis**

Issue	Workaround
<p>Recursive VHDL entities are not supported by the Quartus II software versions 2.1 and later.</p>	

**SOPC Builder Issues**

Issue	Workaround
<p>If the Quartus II software is installed in a directory having space characters in its name, the SOPC Builder software will not run.</p>	<p>Install the Quartus II software in a directory that does not have space characters in the path.</p>
<p>When adding an Excalibur Stripe component in conjunction with Avalon peripherals, you may encounter SOPC Builder errors indicating too many masters are present.</p>	<p>If the master-connection patch-panel is not visible, choose <b>Show Master Connections</b> (View menu). Then click on the master/slave intersection indicated by the error message. This will remove the connection. Click again to restore the connection and the error will not reappear.</p>
<p>After specifying a Motorola S-Record file (.srec) or a binary file (.bin) containing on-chip memory contents, the resulting generated files do not contain the memory data.</p>	<p>The problem occurs only when the base address specified in the SREC file or implied in the binary file does not explicitly match the base address of the targeted memory. To avoid this problem, you can use one of the following techniques:</p> <ul style="list-style-type: none"> <li>• Use a binary file, and base the target memory at address 0.</li> </ul> <p><i>or</i></p> <ul style="list-style-type: none"> <li>• Use an SREC file as input, and base it at the same address as the target memory.</li> </ul> <p><i>or</i></p> <ul style="list-style-type: none"> <li>• Initialize the memory at run-time.</li> </ul>

Issue	Workaround
<p>You installed Nios 3.0.x and don't see your Nios-related components in SOPC Builder 3.0, or you see them as inaccessible white dots (unlicensed components). This includes the Nios core itself as well as the Timer, PIO, UART, SPI, and other items.</p>	<p>Install Nios 3.1 with your Quartus II 3.0 SP2 software installation.</p> <p><i>or</i></p> <ol style="list-style-type: none"> <li>1. Choose <b>SOPC Builder Setup</b> (File menu)</li> <li>2. In the <b>Pre 3.0 SOPC Builder Installation</b> box, type the path to your existing Nios 3.0.x installation.</li> <li>3. Click <b>OK</b>.</li> <li>4. Exit and restart SOPC Builder. Your components should be accessible.</li> </ol>
<p>Only 'bash' and 'sh' are supported for SOPC Builder SDK Shell. The 'csh' support previously available in Nios kits is not present in SOPC Builder version 3.0. This does not affect the use of SOPC Builder from within the Quartus II software.</p>	<p>Contact Altera Applications for updates on the status of 'csh' support. Users can set up their own environment to operate SOPC Builder under 'csh', by setting PATH and other variables using the script:  <code>&lt;quartus&gt;/sopc_builder/bin/nios_sh</code> as an example.</p>

Issue	Workaround
<p>Designs targeting Excalibur devices that use Boot-from-Flash mode may not operate when downloaded to the target board if the Quartus II Software Builder or SOPC Builder Excalibur-build script were used to generate the flash programming file.</p>	<p>The Excalibur boot loader in the Quartus II software version 3.0 does not function correctly if the Quartus II Software Builder is used to generate the flash programming file. This is because the compression option that is used with the <b>makeprogfile</b> utility during the software build process does not work with this version of the bootloader. To work around this issue, do not use the Software Builder to generate a programming file, but instead use the <b>makeprogfile</b> utility at the command line with the <b>-nc</b> (no compression) option. If you are using the SOPC Builder Excalibur-build script, you must edit the script located in the <b>&lt;XA dev kit install directory&gt;\bin</b> folder. Modify line 1034 of this script to remove the <b>-nc</b> option. For example, line 1034 should be changed as shown in this example.</p> <pre>\$command = "makeprogfile -nc -b \${fileBase}_bootdata.o \$SBD \$SBI \${fileBase}.hex";</pre> <p>You must recompile your software project for this change to take effect.</p>

## SOPC Builder Compatibility

### ***Nios version 3.1***

For best performance, install the Nios version 3.1 with the Quartus II software version 3.0 Service Pack 2. The Nios processor version 3.1 is available to all registered users.

### ***Nios version 3.0x / SOPC Builder 2.8x***

You can use your existing Nios components and they will be recognized automatically by the SOPC Builder integrated into the Quartus II version 3.0 software.

### ***Nios version 2.2 / SOPC Builder 2.7***

Your Nios components are not compatible with the SOPC Builder integrated with the Quartus II version 3.0 software. You will receive upgraded Nios components as part of a new Nios Development Kit. You can run your earlier version of SOPC Builder by following these steps:

1. If Altera SOPC Builder 2.7 is not shown in the MegaWizard Plug-In Manager, reinstall the SOPC Builder version 2.7 software, or copy the **sopc\_builder\_2\_7\_wizard.lst** file into your **quartus\libraries\megafunctions** directory.
2. When you open a system that uses the Nios version 2.2 embedded processor, you will be given the choice of using the Altera SOPC Builder or the Altera SOPC Builder 2.7. Choose the 2.7 version. If you choose the version without a number (version 3.0) your components will be disabled.

### ***SOPC Builder Project Files***

When you open a project created in a version of SOPC Builder earlier than version 3.0 in the SOPC Builder included in the Quartus II version 3.0 software, you will be given a choice to update your project or cancel the operation.

If you choose to update your project, the software will make a backup copy of your SOPC Builder Project file (**.ptf**) and will modify your PTF to make it compatible with the current version of the software.

If you choose to cancel the operation, you can open your project with the earlier version of the SOPC Builder software by following the steps shown above.

## EDA Integration Issues

Issue	Workaround
<p>The current version of the Quartus II software allows you to select the Synplicity Amplify software as a physical optimization tool. However, this setting is for ATOPS mode, which is currently not supported by the Amplify software.</p>	<p>Contact Synplicity for the support schedule for the Amplify software ATOPS mode.</p>
<p>The directory containing the ARM-based Excalibur stripe models changed in the Quartus II software version 2.0. This change may cause compilation scripts that were created for earlier versions of the Quartus II software to fail.</p>	<p>Edit your compilation scripts so that the models and simulation wrapper files are located in the following directory:  <code>\quartus\eda\sim_lib\excalibur\stripe_model_&lt;operating system&gt;\ModelGen\models\epxa&lt;1   4   10&gt;\r0\&lt;simulator_language&gt;</code></p>
<p>There is not an option in the installation program to install the EDA tool interface for the Cadence Concept software, even though the software is supported by the Quartus II software version 2.2 and later.</p>	<p>Select Cadence Verilog-XL in the installation to install the <b>cadence.tcl</b> interface script in your <code>&lt;Quartus II installation&gt;/eda/cadence</code> directory.</p>
<p>The Cadence NC-VHDL version 3.4 software requires the s013 patch, which contains a more stable version of the NC-VHDL software.</p>	<p>Install the s013 patch, available from Cadence, for the NC-VHDL software before simulating designs.</p>
<p>Wildcard cut timing assignments made in the Quartus II software are not included in the Quartus II-generated TCL Script File for performing timing analysis in the Synopsys PrimeTime software.</p>	<p>Add the wildcard cut timing assignments directly in the PrimeTime software, add the assignments to the Synopsys Design Constraints (SDC) File for the project, or modify the Quartus II-generated Tcl Script File to include the assignments before performing timing analysis in the PrimeTime software.</p>
<p>The Quartus II software may duplicate some registers during fitting, which can cause unmapped points between the golden and revised netlists when performing formal verification with the Verplex Conformal LEC software.</p>	<p>To flatten the revised netlist in the LEC software and merge the duplicated registers, add the following command to the Quartus II-generated <code>&lt;design name&gt;.vlc</code> script file.</p> <pre>flatten model -all_seq_merge</pre> <p>If you are performing formal verification manually in the LEC software, you can type the command at the LEC prompt.</p>

Issue	Workaround
The Quartus II software generates Verilog Output Files (.vo) and VHDL Output Files (.vho) with the name of the current Quartus II project as the file name, even if the compilation focus set to a sub-entity in the design.	To simulate the sub-entity of a design with EDA simulation tools, rename the Verilog or VHDL Output File with the name of the sub-entity to be simulated.
Support has been added for generation of IBIS Output Files (.ibs) for EPCS1 and EPCS4 Serial Configuration Devices.	The IBIS file will be generated in the <i>&lt;project name&gt;/board/ibs</i> directory after compilation when the design is targeted to a Cyclone device and Active Serial configuration scheme using EPCS1 or EPCS4 devices is chosen.
When simulating designs targeted to Stratix GX devices in the Synopsys VCS software version 7.0.1 you may receive an error saying "Assertion failed "0" at line 669 in file alias.c"	Simulate your design using the Synopsys VCS software version 7.0 or use the +newpli directive in the version 7.0.1 software
NativeLink support for the Mentor Graphics Precision RTL Synthesis tool does not function correctly in the Quartus II software version 3.0 SP2. The Quartus II software will launch the Precision software only once, and then not again.	The problem will be fixed in a future release of the Precision software.

## Simulation Model Changes

### altera\_mf Models

#### RAM Models

Model	Change
altsyncram	<ul style="list-style-type: none"> <li>Changed the default value of the numwords_x parameter to be consistent with other RAM models.</li> </ul>
scfifo	<ul style="list-style-type: none"> <li>Correct the behavior of lpm_showahead to be consistent with lpm_fifo</li> </ul>

#### I/O Models

Model	Change
altpll	<ul style="list-style-type: none"> <li>Corrected PLL reconfiguration to be able to switch between bypass and non-bypass modes</li> </ul>
altclkklk	<ul style="list-style-type: none"> <li>Fixed incorrect clock output problem that caused the FIFO_FULL flag to toggle</li> </ul>
altgxb	<ul style="list-style-type: none"> <li>Added support for the new allow_for_engineering_sample_device parameter.</li> </ul>
altddio_bidir	<ul style="list-style-type: none"> <li>Added dqsundelayedout port for Stratix and Stratix GX timing simulation</li> </ul>

## Latest Known Quartus II Software Issues

For known software issues after publication of this version of the Quartus II Software Release Notes, please look for information in the **Quartus II Latest Known Issues** section of the Altera Support Knowledge Database at the following URL:

**[http://answers.altera.com/altera/index.jsp?/Topics/Support/Solutions/Known Issues/Software/Quartus II](http://answers.altera.com/altera/index.jsp?/Topics/Support/Solutions/Known%20Issues/Software/Quartus%20II)**

## Software Issues Resolved

This Quartus II software Service Pack corrects issues in the following areas:

- Fixed internal errors in the Fitter for Stratix and Stratix GX devices
- Fixed internal error in Fitter related to incremental compilation
- Fixed internal error in the Fitter for HardCopy Stratix designs and LogicLock regions
- Fixed internal error in netlist extraction of Graphic Design Files (.gdf)
- Fixed internal error in the Assembler for Stratix GX devices

- Fixed internal error in processing LogicLock regions and Tcl commands
- Fixed internal error in technology mapping and synthesis for MAX 3000A devices
- Fixed internal error that occurred when changing technology mapper settings for APEX 20KC devices
- Fixed internal error in SignalTap II logic analyzer when the SignalTap II File (.stp) is empty
- Fixed internal error in synthesis for Stratix devices
- Fixed internal error in the Fitter for Stratix devices when on-chip termination is used
- Fixed internal error in the Quartus II Simulator for Stratix and Stratix GX devices
- Fixed internal error in the Fitter for Cyclone devices when PLLs were specified
- Fixed internal error in synthesis for APEX 20KE devices
- Fixed internal error in the Timing Closure Floorplan Editor when showing critical paths when operating on the Solaris operating system
- Fixed internal error in synthesis for HardCopy Stratix devices
- Fixed internal error in the IBIS file writer when operating on the Solaris operating system
- Fixed incorrect processing of designs containing RAM when the Memory Initialization File (.mif) cannot be found
- Fixed the generation of duplicate messages in the Timing Analyzer
- Fixed an error in which internal tri-state busses were not converted to multiplexers when they could have been
- Fixed an error in the processing of Verilog HDL Simulation Models for Clock Data Recovery (CDR) and Phase-Locked Loop (PLL) blocks.
- Fixed an error in the reporting of the number of RAM bits that were used in certain designs for Stratix devices.
- Added timing models for -8 speed grade for Stratix devices
- Fixed an error in the Fitter that caused extremely long compilation times on devices
- Fixed an error in the processing of variable-latency Avalon slaves (for example, SDRAM)
- Fixed an error that caused bus-width mismatches in the `dcfifo` megafunction
- Fixed an error with PLL compensation for Stratix devices
- Fixed an error in Stratix GX feature licensing to include Dynamic Phase Alignment (DPA) in the basic feature set
- Added support for the `dqsundelayed` output port in the Stratix I/O cell
- Fixed incorrect handling of `IFDEF` constructs in Verilog HDL design files
- Fixed error in **Auto Delay Chains** processing for Cyclone devices
- Added advanced programming support for Stratix GX production devices
- Fixed incorrect processing of busses in Block Design Files (.bdf)
- Added installation log for Service Pack installations on UNIX platforms

- Fixed error in HardCopy conversion for designs that use merged RAM blocks
- Fixed customer issue with incorrect RAM block types in Verilog Output File (.vo) netlists for Stratix devices
- Fixed corrupt VHDL simulation model file for MAX 3000 and MAX 7000 devices on UNIX installations
- Fixed incorrect upper limit on clock routing for HardCopy Stratix devices
- Fixed error in generating SOPC Builder output files (.ptf)
- Fixed error in the Quartus II Simulator that caused incorrect vector comparisons when using bidirectional I/Os
- Adjusted DQS delay chain settings to improve DDR performance for Stratix devices
- Fixed error with installation into relative directories on UNIX platforms
- Changed support for 0-degree phase shift setting of the DQS delay
- Fixed incorrect port names in VHDL simulation models
- Corrected  $t_{SU}$  and  $t_H$  timing violations in VO and VHO file generation
- Updated internal clock network frequency limits for Cyclone devices
- Increased LVDS I/O toggle rate limits for Cyclone devices
- Increased LVDS I/O clock toggle rate limit for Stratix GX devices

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights.