



# Quartus II Software Release Notes

August 2004

Quartus II version 4.1 Service Pack 1

This document provides late-breaking information about the following areas of this version of the Altera® Quartus® II software. For information about memory, disk space, and system requirements, refer to the **readme.txt** file in your `\altera<version number>\quartus` directory.

New Features & Enhancements .....	2
Project & Settings Files In This Release .....	2
Device Support & Pin-Out Status .....	2
Full Device Support.....	2
Advance Device Support.....	3
Initial Information Support.....	3
Timing Models .....	4
Preliminary Timing Models .....	4
Final Timing Models .....	4
EDA Interface Information .....	6
Changes to Software Behavior .....	7
Changes to Default Settings in This Release.....	7
Changes to Software Behavior .....	7
Known Issues & Workarounds.....	12
General Quartus II Software Issues .....	12
Platform-Specific Issues.....	20
Device Family Issues.....	26
Design Flow Issues.....	33
SOPC Builder Issues .....	35
EDA Integration Issues .....	36
Simulation Model Changes .....	37
Latest Known Quartus II Software Issues .....	39
Software Issues Resolved.....	39

## New Features & Enhancements

The Quartus II software version 4.1 SP1 includes the following new features and enhancements:

- Programming support for the MAX<sup>®</sup> II EPM1270 CPLD
- Programming support for the Stratix<sup>®</sup> II EP2S60 FPGA

## Project & Settings Files In This Release

The method that the Quartus II software version 4.0 and later uses to store assignments has changed substantially from the method used by the Quartus II software version 3.0 and earlier.

If you wish to work on a project you created using the Quartus II software version 3.0 or earlier, you should open and save the project in the GUI once, even if you are using the command-line executables to compile your project. Opening and saving your project in the GUI ensures that your setting and assignment files are converted properly.

When you open a project created in the Quartus II software version 3.0 or earlier, the following changes are made to your assignment and setting files:

- Your *<project>.quartus* file is converted to the new Quartus Project File (*.qpf*) format, and the original file is moved to the *\<project>\<project>.bak* directory.
- The contents of your Compiler Settings File (*.csf*), Entity Settings File(s) (*.esf*), Simulation Settings File (*.ssf*), Project Settings File (*.psf*), and Software Build Settings File (*.fsf*) are merged into the new Quartus Settings File (*<project>.qsf*), and the original files are moved to the *\<project>\<project>.bak* directory.
- Once the Quartus II software has converted your files and moved the originals to the backup directory, the original files will not be used by the Quartus II software, so subsequent changes made to those files will be ignored.

## Device Support & Pin-Out Status

### Full Device Support

Full compilation, simulation, timing analysis, and programming support is now available for the following new devices and device packages:

**Devices with Full Support**

Device Family	Devices
MAX II	EPM1270ES
Stratix II	EP2S60ES

**Advance Device Support**

Compilation, simulation, and timing analysis support is provided for the following devices that will be released in the near future. Although the Compiler generates pin-out information for these devices, it does not generate programming files for them in this release.

**Devices with Advance Support**

Device Family	Devices
None	

**Initial Information Support**

Compilation, simulation, and timing analysis support is provided for the following devices that will be released in the near future. Programming files and pin-out information, however, are not generated for these devices in this release.

**Devices with Initial Information Support**

Device Family	Devices
Cyclone™ II	EP2C5                      EP2C8
	EP2C20                      EP2C35
	EP2C50                      EP2C70

# Timing Models

This section contains a summary of timing model status in the current version of the Quartus II software.

## Preliminary Timing Models

The following table shows the devices with preliminary timing models in the current version of the Quartus II software:

### *Devices with Preliminary Timing Models*

Device Family	Device
Stratix® II	EP2S15
	EP2S30
	EP2S60
	EP2S90
	EP2S130
	EP2S180
Cyclone® II	EP2C5
	EP2C8
	EP2C20
	EP2C 35
	EP2C 50
	EP2C 70
MAX® II	EPM240
	EPM570
	EPM1270
	EPM2210

## Final Timing Models

The following table lists the devices with final timing models that are available in the current version of the Quartus II software:

**Devices with Final Timing Models**

Device Family	Device	Timing Models Final in Quartus II Version Number
APEX™ II	EP2A15	2.1
	EP2A25	2.1
	EP2A40	2.1
	EP2A70	2.1
Cyclone	EP1C3	3.0 SP1
	EP1C4	4.0
	EP1C6	3.0
	EP1C12	3.0 SP1
	EP1C20	3.0
FLEX® 10K	All	3.0
FLEX 10KA	All	3.0
Mercury™ <sup>(1)</sup>	EP1M120	2.1 SP1
MAX 3000 <sup>(1)</sup>	EPM3512A	2.1 SP1
MAX 7000 <sup>(1)</sup>	EPM7512B	2.1 SP1
MAX 7000S	All	3.0
Stratix <sup>(2)</sup>	EP1S10	4.1
	EP1S20	4.1
	EP1S25	4.1
	EP1S30	4.1
	EP1S40	4.1
	EP1S60	4.1
	EP1S80	4.1
Stratix GX <sup>(2)</sup>	EP1SGX10	4.1
	EP1SGX25	4.1
	EP1SGX40	4.1

(1) Timing models for devices in this device family not listed here became final in versions 2.1 and earlier.

(2) The timing models for devices in this family have been updated in this version of the Quartus II software.

The current version of the Quartus II software also includes final timing models for the ACEX® 1K, APEX 20K, APEX 20KE, APEX 20KC, Excalibur, FLEX 6000, and FLEX 10KE device families. Timing models for these device families became final in versions earlier than version 2.1.

## EDA Interface Information

The Quartus II software version 4.1 supports the following EDA tools.

### Supported EDA Tools

Synthesis Tools	Version	NativeLink® support
Mentor Graphics® LeonardoSpectrum	2004a-Update1	✓
Synopsys Design Compiler	2003.06	
Synopsys Design Compiler FPGA	2004.06	
Synopsys FPGA Compiler II	3.8	✓
Mentor Graphics Precision RTL Synthesis	2004a-Update1	✓
Synplicity Synplify and Synplify Pro	7.6.1	✓
Magma Design Automation PALACE™	2.4	✓
Verification Tools	Version	NativeLink support
Cadence NC-Verilog (Windows)	5.1-s010	✓
Cadence NC-Verilog (UNIX)	5.1-s012	
Cadence NC-VHDL (Windows)	5.1-s010	✓
Cadence NC-VHDL (UNIX)	5.1-s012	
Cadence Verilog-XL (Windows)	3.3	
Cadence Verilog-XL (UNIX)	5.1-s012	
Model Technology™ ModelSim®	5.8c	✓
Model Technology ModelSim-Altera	5.8c	✓
Mentor Graphics BLAST	1.2.2	
Synopsys PrimeTime	2003.03 SP1	✓
Synopsys Scirocco	2002.06	✓
Synopsys VSS	2000.05	
Synopsys VCS	7.1.1	
Mentor Graphics Tau	EN2002	
Cadence Incisive Conformal	4.3.0.a	

## Changes to Software Behavior

This section documents instances in which the behavior and default settings of this release of the Quartus II software have been changed from earlier releases of the software.

### Changes to Default Settings in This Release

This section lists the variable names for Quartus II settings that have different default values in the Quartus II software version 4.1 from the previous version. The default values and a list of the changed values are stored in the *<Quartus II Installation directory>/bin/assignments\_default.qdf* file.

Setting Keyword	Default in 4.0	Default in 4.1
FITTER_EFFORT	“Standard Fit”	“Auto Fit”

### Changes to Software Behavior

Items listed in the following table represent cases in which the behavior of the current release of the Quartus II software is different from a previous version.

Description	Workaround
The order of ports for the <b>ARM<sup>®</sup>-based Excalibur MegaWizard<sup>®</sup> Plug-In</b> -generated symbol for the stripe changed in version 2.0 of the Quartus II software. If you re-run the <b>MegaWizard Plug-In Manager</b> (Tools menu) for a design created in a version of the Quartus II software earlier than version 2.0, you will receive port connection errors when you compile the design.	To avoid receiving these errors, adjust the port connections in the Block Design File ( <b>.bdf</b> ) after updating the symbol.

Description	Workaround
<p>Versions of the Quartus II software earlier than version 2.2 did not correctly implement the following functions in DSP blocks in Stratix devices:</p> <ul style="list-style-type: none"> <li>• Mixed-sign multiplications of 19 bits and greater</li> <li>• Dynamic-sign multiplications of 19 bits and greater</li> <li>• Signed multiplications greater than 36 bits</li> </ul>	<p>Designs that implement DSP functions must be recompiled in the Quartus II software version 2.2 or later. The current version of Quartus II software implements the design correctly, but uses more resources and has reduced performance from earlier versions.</p>
<p>Versions of the Quartus II software earlier than version 3.0 cannot open BDF created with the Quartus II software version 3.0 and later.</p>	<p>You can alter the BDF so that it can be opened in earlier versions, but location assignments will be lost.</p> <ol style="list-style-type: none"> <li>1. Open the BDF in any text editor (vi, emacs, notepad).</li> <li>2. Change the version from 1.3 to 1.2 in the header section.</li> <li>3. Remove all the lines with string "location," for example, (annotation_block (location) (rect -336 -40 -248 -8)).</li> <li>4. Save the file.</li> </ol>
<p>The Quartus II software no longer uses the registry to store non-user interface-related settings. Non-user interface-related settings are stored automatically in the <b>quartus2.ini</b> file when you open the Quartus II software user interface for the first time.</p>	<p>You must open the Quartus II software user interface at least once before using the command-line version of the software.</p>
<p>If you open a project that was created using an earlier version of the Quartus II software, you may receive a message that indicates that the database is incompatible and that results of the last compilation will be lost.</p>	<p>To maintain existing placement information and optionally routing information, back-annotate all of the project assignments in the earlier version. You may also need to generate a Quartus II Verilog Mapping file (.vqm) netlist to preserve the result of Physical Synthesis. You can also export a version-compatible database file with the <b>Export</b> command (<b>Project</b> menu) and then import it into the later version.</p>

Description	Workaround
The Quartus II software versions 2.1 and later no longer support the Quartus Settings File (.qsf) variable MIGRATION_DEVICES.	To specify migration device names in the QSF, use the DEVICE_MIGRATION_LIST variable. For example: DEVICE_MIGRATION_LIST = "DEVICE_A,DEVICE_B,DEVICE_C";
You may receive an “invalid command name” error when you run an existing Tcl script that uses the Tk toolkit for its user interface. Beginning with the Quartus II software version 2.2, the Quartus II software no longer initializes the Tk toolkit automatically when starting any process.	Add the Tcl command “init_tk” to the beginning of any Tcl script that uses the Tk toolkit.
The <b>lpm_fifo MegaWizard Plug-In</b> has been removed from the Quartus II software version 2.2 and later. The lpm_fifo megafunction is still included for backward compatibility with older designs.	Altera recommends that you use the <b>"memory compiler/FIFO" MegaWizard Plug-In</b> for all new designs requiring FIFO functions.
The following Tcl simulator commands are no longer supported by the Quartus II software version 4.0 and later: <ul style="list-style-type: none"> <li>• dbg</li> <li>• get_time</li> <li>• get_value</li> <li>• force_value</li> <li>• release_value</li> <li>• read_memory</li> <li>• write_memory</li> <li>• run</li> <li>• print</li> <li>• get_memory_width</li> <li>• get_memory_depth</li> <li>• testbench_mode</li> </ul>	There are new versions of most of these commands in the ::quartus::simulator package which is available in the <b>quartus_sim.exe</b> module. Refer to the Tcl online help for more details. To view Tcl online help type the following command at a command prompt: quartus_sh --qhelp <Enter>
When you instantiate a new RAM or ROM function with the <b>MegaWizard Plug-In Manager</b> , the outputs of the memory function will be registered using the same clock as the inputs, by default. This is a change of behavior in that prior to the Quartus II software version 4.0, the outputs were not registered by default.	This is a change of behavior that affects only new instantiations of RAM or ROM function. Existing memory functions are not affected.

Description	Workaround
<p>In the Quartus II software version 3.0 and earlier, LogicLock™ assignments are stored in lower case. In version 4.0 and later, designs written in case-sensitive languages may require that LogicLock assignments be in mixed case. Due to the difference in case-sensitivity between versions, LogicLock assignments made in the Quartus II software version 3.0 and earlier may not be usable in the Quartus II software version 4.0 and later.</p>	<p>Do not use upper case or mixed case in your HDL design files.</p>
<p>When you are using formal verification tools with a design that contains LogicLock regions that was compiled with the Quartus II software version 3.0, under certain circumstances when you open the design in the Quartus II software version 4.0, the LogicLock regions will not be handled properly.</p>	<p>Redefine the LogicLock regions in the Quartus II software version 4.0 to eliminate the errors.</p>
<p>Changes made to settings and/or assignments in the Assignment Editor, Floorplan Editor, or with Tcl commands in the Tcl Console window are saved to disk only when you choose <b>Save Project</b> (File menu). Choosing <b>Save</b> in the Assignment Editor, Floorplan Editor, or <b>Settings</b> dialog box saves the changes to memory only. They are not committed to disk until you choose <b>Save Project</b> (File menu), close the project, or exit from the Quartus II software. If you have turned off <b>Save changes to all files before starting a compilation, simulation, or software build</b> on the <b>Processing</b> page of the <b>Options</b> dialog box (Tools menu), changes you made may not be reflected in the latest compilation.</p>	<p>Turn on <b>Save changes to all files before starting a compilation, simulation, or software build</b> on the <b>Processing</b> page of the <b>Options</b> dialog box (Tools menu).  <i>or</i>  Choose <b>Save Project</b> (File menu) after making any changes to settings or assignments.</p>
<p>In the Quartus II software version 4.0 SP1, the labeling of unused GXB_TX and GXB_RX pins has changed.</p>	<p>Pins previously labeled GXB_VCC+ are now labeled GXB_VCC*. Pins previously labeled GXB_GND+ are now labeled GXB_GND*.</p>

Description	Workaround
<p>The behavior of the Quartus II Fitter has been modified to minimize compilation time when there are no timing constraints applied to the design. This change in behavior results in an average of 40% faster compilation times and an average of 15% worse <math>f_{MAX}</math> performance. This change to the Fitter behavior applies only when the <b>Auto Fit</b> option is chosen for <b>Fitter Effort</b> on the <b>Fitter Settings</b> page of the <b>Settings</b> dialog box (Assignments menu), and affects only Stratix, Stratix GX, Stratix II, Cyclone, and Cyclone II device families.</p>	<p>To return to the same behavior as earlier versions of the Quartus II software, choose <b>Standard Fit</b> under <b>Fitter Effort</b> on the <b>Fitter Settings</b> page of the <b>Settings</b> dialog box (Assignments menu), or apply appropriate timing constraints.</p>
<p>The following megafunctions have clear box simulation models which contain assignments that are not stored in the Quartus Settings File (.qsf) and are not written out to a Verilog Quartus Mapping File (.vqm).</p> <pre>altdqs altdq altddio_bidir altddio_out altddio_input</pre>	<p>Do not use VQM to save an atom netlist file if you are using these megafunctions.</p>
<p>The following megafunctions now use clear box models instead of the generic model libraries:</p> <pre>altmemmult altufm altdq altdqs altremoteupdate altpll_reconfig altclkctrl</pre>	<p>When you are simulating a design that uses one of these megafunctions, you must use the family-specific atom model library (such as <b>stratix_atoms.v</b>) instead of the generic <b>altera_mf.v</b> (or <b>vhd</b>) library.</p>

# Known Issues & Workarounds

## General Quartus II Software Issues

Issue	Workaround
Not all speed grades of a given device share the same features.	Refer to the Altera device Handbook or Data Sheet for further information.
There is no distinction between output ports and bidirectional ports in AHDL Function Prototypes; instead, all ports listed after the RETURNS keyword are treated as output ports. As a result, if you specify a bidirectional port in a logic function's Function Prototype Statement and do not connect the port to a top-level bidirectional pin or to other logic in the design where you instantiate the logic function, an error can occur.	Connect the port to a top-level bidirectional pin or to other logic in the design.
Context-sensitive Help is not available for some items in the Quartus II software.	To locate Help on those items, choose <b>Index</b> (Help menu) and type the name of the item.
<p>For APEX 20KE devices, the Quartus II software provides limited support for the following I/O standards that are not available with the <b>I/O Standard</b> logic option:</p> <ul style="list-style-type: none"> <li>• <b>LVPECL</b> is a differential I/O standard that is similar to the <b>LVDS</b> I/O standard. APEX 20KE devices can support LVPECL I/O pins by using the I/O pins in LVDS mode with an external resistor network.</li> <li>• <b>PCI-X</b> is an enhanced version of the <b>PCI</b> I/O standard that can support a higher average bandwidth. This standard has more stringent requirements than <b>PCI</b>.</li> </ul>	<p>To use the <b>LVPECL</b> I/O standard in APEX 20KE devices in the Quartus II software, set the <b>I/O Standard</b> logic option for the pins to <b>LVDS</b> and connect the pins to an appropriate external resistor network.</p> <p>The APEX 20KE I/O drivers meet the requirements for <b>PCI-X</b>. Turn on the <b>PCI I/O</b> logic option to support PCI-X requirements, including the overshoot clamp.</p>
The Timing Analyzer does not recognize non-PLL clock signals when using any PLL megafunction.	Make clock settings assignments to all non-PLL clocks.

Issue	Workaround
The Waveform Editor does not allow you to create a bus with nodes that are nonconsecutive members of a bus.	Create buses only with nodes that are consecutive members of a bus. Or, use the <b>Group</b> command (Edit menu) to create groups of arbitrary nodes.
If you are using the <code>altcam</code> , <code>altclklock</code> , <code>altlvds_rx</code> , or <code>altlvds_tx</code> megafunctions, the equations shown in the Equations Section of the Compilation Report are not complete.	To view the complete equations for any of these megafunctions, use the Equations window of the Last Compilation floorplan.
The Quartus II software does not support design file names with more than one extension. For example, you cannot use the file name <b>file.eda.edif</b> .	Use design file names with only one extension.
If you install the Quartus II software for PCs on a UNIX server that exports shares with the Samba software version 1.9.18p10, you may experience problems accessing project files also on the network.	Altera recommends using version 1.9.16p11 or 2.0 of the Samba software.
If you make assignments to reserve pins as a group or with group notation ( <code>debug [7..0]</code> ), the Quartus II software does not correctly generate simulation output files, and you receive a warning message saying “Unsupported data type in the top-level module.”	Reserve the pins using single name notation (for example, <code>debug [7]</code> , <code>debug [6]</code> , and so on).
Do not change the file permissions (such as changing “read-only” to “read and write”) of Quartus II settings and configurations files ( <b>.qpf</b> , and <b>.qsf</b> ), while a Quartus II project is open.	Close the Quartus II project before making changes to the file permissions.
Node names containing numbers greater than $2^{31}-1$ (2147483647) will cause an Internal Error in the Quartus II software.	Do not use node names containing large numbers.
Occasionally the Programmer does not allow you to use a MAX 7000AE Programmer Output File ( <b>.pof</b> ) with a MAX 7000AE device. This error sometimes occurs after a compatible MAX 7000B device is used with the MAX 7000AE POF.	Do not switch between compatible MAX 7000B and MAX 7000AE devices when a MAX 7000AE POF is loaded, or reload the MAX 7000AE POF.

Issue	Workaround
Routing back-annotation may fail if the back-annotated locations do not match the location assignments in the QSF or if the location assignments are missing. This problem can occur if you change devices, or if you remove some location assignments by using the <b>Assignment Editor</b> (Assignments menu) or by manually editing the QSF.	If you experience a “no fit” or an Internal Error while using routing back-annotation, delete the Routing Constraints File (.rcf) and back-annotate the design again after a successful compilation.
If you receive an error message saying “System resources low...” or if the user interface is slow in responding and there is a lot of disk activity when you are not compiling a design, your system may be running out of free memory.	You can recover system memory by clearing messages from the Messages window. To clear messages from the Messages window, right-click anywhere in the Messages window and choose <b>Clear Messages from Window</b> (right button pop-up menu). Additional memory can be recovered by closing the Floorplan Editor.
Occasionally, the Quartus II software may crash or hang with no error message immediately upon opening a project.	Delete the Quartus Workspace File (.qws) <i>&lt;project name&gt;.qws</i> from the project directory. If the problem persists, delete the <i>\&lt;project directory&gt;\db</i> directory.
When you are setting phase shift and duty cycle values for clock signals using the <code>altpll</code> megafunction, some combinations of settings may result in values that cannot be synthesized exactly. Under certain circumstances, the Quartus II software attempts to synthesize the phase shift parameter before the duty cycle parameter.	You should first select values for the parameter (phase shift or duty cycle) that is most important for your design.
During compilation or simulation, the Quartus II software may “hang” and not proceed to the next module if a menu or modal dialog box is open at the time the current module finishes its execution.	Close any open menus or modal dialog boxes before the compilation or simulation reaches the next stage.
Running individual Quartus II software executables ( <b>quartus_map</b> , <b>quartus_fit</b> , and so on) from within the Quartus II Tcl Console may cause the Quartus II software to crash.	You should run individual executables either from within the Quartus II scripting shell ( <b>quartus_sh</b> ) or directly at a command prompt.

Issue	Workaround
<p>If you have chosen migration devices in the <b>Compatible Migration Devices</b> dialog box, which is available from the <b>Device</b> page in the <b>Settings</b> dialog box (Assignments menu), the Timing Closure Floorplan and the Last Compilation Floorplan will display only the pins and PLLs that are common to all the selected devices. However, the Chip Editor will display all the pins and PLLs available for the device specified for compilation.</p>	
<p>Turning <b>Physical Synthesis</b> on in the <b>Physical Synthesis Optimizations</b> page under <b>Fitter Settings</b> in the <b>Settings</b> dialog box on average will cause compilation time to double and peak memory usage to increase by approximately 20%. For large designs, the Progress Bar for the Fitter may appear to be stuck in the 50-70% range while the elapsed time continues to increase. Provided that compilation time has not increased over 10X, this is normal and the compilation should be allowed to finish. In rare cases, the compilation time may increase by more than 10X. In these cases, it is appropriate to apply the workaround if you cannot tolerate such a long compilation time.</p>	<p>If compilation time is excessive with <b>Physical Synthesis</b> turned on, you can either remove or convert LogicLock regions to soft before recompiling, or you can turn off <b>Physical Synthesis</b>.</p>
<p>The time shown in the Status window may not agree with the processing times reported in the Compilation Report. This difference is due to differences in how the times are calculated during processing.</p>	
<p>Occasionally you may receive an error message saying “Can't contact license server &lt;port@server&gt;...” even though you know the license server is connected and running.</p>	<p>Add an explicit port number to the SERVER line of the license file on the server in question. For example 1700@athena. Altera recommends that you do not use port 27000 because it is the default port that is used when no explicit port number is specified.</p>
<p>If you type a name in the entity column of the Assignment Editor that differs from an existing name only by case, the Assignment Editor's “auto-completion” feature always uses the existing name.</p>	<p>Type the new entity name in another application, such as a text editor, copy it to the clipboard, and paste the name from the clipboard into the Assignment Editor.</p>

Issue	Workaround
Altera recommends that you do not use node or entity names that differ only by case if you are using the Quartus II Simulator or Waveform Editor.	
Under certain circumstances, a design that uses <b>Virtual Pin</b> assignments may fail to fit after back-annotation. This situation occurs because the clock signals chosen automatically for the first compilation do not match those chosen for the second compilation.	Manually assign your clock signals, using <b>Virtual Pin Clock</b> assignments before the first compilation, or use Advanced Back-Annotation to explicitly write out the virtual clock assignments before the second compilation.
Setting the left and right page margins to any values totaling more than 7.78 inches in the <b>Page Setup</b> dialog box (File menu) may cause the Quartus II software to “hang.”	Set the page margins to values totaling less than 7.78 inches.
If you export settings and assignments and do not assign a file extension, the Quartus II software will not recognize the file format and will give an error message.	Always use the appropriate file extension when exporting files from the Quartus II software.
If you use the <code>dcfifo</code> or <code>scfifo</code> megafunctions in an AHDL design, you may receive an error message similar to “The parameter <code>LPM_WIDTHU</code> has been set to an invalid value...”	Either remove the <code>LPM_WIDTHU</code> parameter arguments from your AHDL <code>dcfifo</code> or <code>scfifo</code> megafunction instantiation, or explicitly set the <code>LPM_WIDTHU</code> parameter to <code>ceil(log2(LPM_NUMWORDS))</code> .
If you use the MegaWizard Plug-In Manager to create files for your design, the Quartus II software might not “remember” your settings for device, etc.	The Quartus II software does not write your settings to the Quartus Settings File ( <code>.qsf</code> ) until you close the MegaWizard Plug-In manager. You must save your settings with the <b>Save</b> or <b>Save As</b> command (File menu).
If you change the number of pipelining registers in your SignalProbe signal path from zero to one, the Quartus II software will report the connection as successfully routed, even though it is not.	Either make the original SignalProbe assignment with one pipeline register, or perform the SignalProbe compilation twice. The second SignalProbe compilation will make the connection correctly.
If your design uses an on-demand synchronous load behavior for registers that drive output pins or output enables and you have put tight $t_{CO}$ constraints on those registers, you may experience unexpected results after back-annotating your design.	Save the post-fitting netlist as a Verilog Quartus Mapping file ( <code>.vqm</code> ), and use the VQM as the top-level entity in a new project for subsequent compilations/fitting attempts.

Issue	Workaround
Do not open, change permissions, or delete the <b>quartus/db</b> directory or any file therein while any Quartus II executable is running.	
If you open the <b>Import Assignments</b> dialog box from the Assignments menu, the regions you selected in the LogicLock Regions window will be ignored and you may receive a warning message saying “Warning: No LogicLock Regions to Import”	Use the <b>Import Assignments</b> command on the right button pop-up menu after selecting the LogicLock region in the LogicLock Regions window.
If you open the <b>Back-Annotation</b> dialog from the <b>LogicLock Region Properties</b> dialog box when the device selected for the last compilation is different from the currently assigned device, the Quartus II software may crash during back-annotation.	Close the <b>LogicLock Region Properties</b> dialog box and open the <b>Back-Annotation</b> dialog box from the Assignments menu.
If you select a LogicLock region in the Timing Closure Floorplan or the Last Compilation Floorplan and open the LogicLock Regions window, and then change any property of the selected LogicLock region, any changes you made will be lost. In the case where you have a second LogicLock region selected in the LogicLock Regions window, the changed region will acquire the properties of the second region, rather than the changes you made.	Open the LogicLock Regions window and make the desired changes there instead of in the <b>LogicLock Region Properties</b> dialog box.
If you are using the IP Toolbench and add a user library, the Quartus II software may add a backslash (\) to the end of the library file name. The Quartus II user interface ignores this trailing backslash.	
If you back-annotate the routing of a LogicLock region for which the <b>Reserve unused logic</b> option has been turned on, the Quartus II may not be able to fit your design in the selected device because too much logic may have been reserved for the LogicLock region(s).	Turn on the <b>Reserve unused logic</b> option for all your LogicLock regions.

<b>Issue</b>	<b>Workaround</b>
The MegaWizard Plug-In Manager erroneously permits the In-System Memory Editor to be used with M512 memory blocks in Stratix devices for single-port memory megafunctions such as <code>lpm_ram_dq</code> or <code>altsyncram</code> .	Do not use the In-System Memory Editor to edit M512 memory blocks.
Support for non-decimal radix numbers (such as hexadecimal) used as constants in the <code>lpm_constant</code> , <code>lpm_compare</code> , and <code>lpm_add_sub</code> megafunctions is limited to values that can be represented by 31 bits or fewer.	For values that require more than 31 bits, use decimal radix only.
In situations where the Quartus II software merges multiple ROMs into a single RAM block when using LogicLock regions in an APEX II design, a new Memory Initialization File ( <code>.mif</code> ) will be created and should be used for subsequent compilations. If you need to change the ROM data, you must change it in the new MIF.	
The <code>lpm_counter</code> megafunction no longer recognizes the value “DEFAULT” for the <code>LPM_DIRECTION</code> parameter.	Either manually change the “DEFAULT” value to “UNUSED” or rerun the MegaWizard Plug-In Manager to modify your variation of the megafunction.

Issue	Workaround
<p>Under certain circumstances, back-annotation of routing in unreserved LogicLock regions can cause unsatisfiable routing constraints for signals going to clock and clock-enable ports of LABs. This can occur when other portions of the design are not back-annotated, and the Fitter populates empty LCELLs in the back-annotated LogicLock region during subsequent compilations.</p> <p>For example, assume that on the initial compilation, LogicLock region L contains register A, which uses the CLK1 and ENA1 ports of a LAB. When the design is recompiled, the Fitter may place register B – which is not part of region L, and uses the SLOAD input – in the same LAB as register A (assuming that the LAB has sufficient empty space to accommodate it).</p> <p>The LAB control signal generation block does not allow use of both ENA1 and SLOAD in the same LAB; therefore, register A must use the CLK0 and ENA0 ports, rather than CLK1 and ENA1. To avoid a no-route situation, the Fitter will ignore the routing constraints for the clock and enable signals, and re-route the signals using the appropriate control signal multiplexing for the CLK0 and ENA0 ports of the LAB. The Fitter picks the most appropriate routing and, in the majority of cases, the circuit's timing is not adversely affected. When the Fitter is forced to ignore routing constraints, info messages of the form "Info: Can't route signal &lt;name&gt; to atom &lt;name&gt;" are displayed to inform the user; the appearance of such messages is not a cause for alarm.</p>	<p>This situation can be avoided entirely by marking all LogicLock regions as Reserved, thereby preventing the Fitter from placing new items in a region. The tradeoff, of course, is that should a Reserved LogicLock region be under-utilized, the Fitter will be unable to place other logic items in the unused portion of the region.</p>

## Platform-Specific Issues

### PC Only

Issue	Workaround
<p>Under certain circumstances, the Quartus II installation program may crash or you may receive an error message immediately upon launching the installation program.</p>	<p>Reinstall the <b>stdole32.tlb</b> file from the original Windows distribution disks. To reinstall the file, type the appropriate command at a command prompt. (Note: the command must be typed on one line.)</p> <p><b>Windows NT:</b> &lt;CD-ROM drive letter&gt;:\i386\expand.exe stdole32.tl_%SystemRoot%\System32\stdole32.tlb &lt;Enter&gt;</p> <p><b>Windows 2000:</b> &lt;CD-ROM drive letter&gt;:\i386\expand.exe stdole32.tl_%SystemRoot%\System32\stdole32.tlb &lt;Enter&gt;</p> <p><b>Windows XP:</b> &lt;CD-ROM drive letter&gt;:\i386\expand.exe stdole32.tl_%SystemRoot%\System32\stdole32.tlb &lt;Enter&gt;</p>
<p>If the full, hierarchical name of an instance exceeds 247 characters, it may not be displayed properly in the Quartus II user interface. This problem occurs most often with EDIF netlist files generated by other EDA synthesis tools.</p>	<p>Limit the full, hierarchical instance name to fewer than 247 characters if possible.</p>
<p>Path names longer than 229 characters can cause an internal error in the Quartus II software.</p>	<p>Make sure that all path names do not exceed 229 characters.</p>
<p>If you are running the Quartus II software from a network server, the Quartus II software will not run properly on the client computer if you share the <b>\quartus\bin</b> directory.</p>	<p>You must share the <b>quartus</b> directory, not the <b>\quartus\bin</b> directory.</p>
<p>The Quartus II software is not compatible with the MATLAB web server.</p>	<p>Turn off the MATLAB web server in the <b>Services Control Panel</b> (Start menu) before running the Quartus II software.</p>

Issue	Workaround
Under some circumstances, the Quartus II splash screen appears and the Quartus II icon appears in the Taskbar, but the graphical user interface does not appear. Under other circumstances, the user interface appears but windows and/or toolbars do not appear correctly.	The registry settings controlling the position of the Quartus II windows may have become corrupted. If the user interface appears, click the <b>Reset All</b> button on the <b>Toolbars</b> page of the <b>Customize</b> dialog box (Tools menu), or, if the user interface does not appear, type the following command at a command prompt: <code>quartus -reset_desktop &lt;Enter&gt;</code>
If you install the stand-alone Quartus II Programmer and the Quartus II software, and then uninstall either one, the Programmer may report “JTAG Server -- internal error code 82 occurred” when you click the <b>Add Hardware</b> button in the <b>Hardware Setup</b> dialog box (Edit menu). This error occurs because uninstalling the software has disabled the JTAG Server service.	Manually restart the JTAG Server service by locating the <b>jtagserver.exe</b> program and at a command prompt for that directory, type <code>jtagserver --install &lt;Enter&gt;</code>
If you choose to uninstall a previous version of the Quartus II software during installation, and there is a “locked” file or directory, the installation program will not reboot the computer as is necessary to successfully complete the installation.	Exit from the installer and reboot the computer manually after the removal of the previous version is complete, before completing the installation of the new version.
The Quartus II software version 4.1 does not allow a parallel port T-Guard (dongle) to be used on the same parallel port as a ByteBlaster II download cable.	Use another download cable, such as a USB-Blaster or MasterBlaster to configure your device, or use separate parallel ports for the T-Guard and the download cable. The Quartus II programmer is not a licensed feature, so you can remove the T-Guard to program your device, but you must replace it to use any other Quartus II software features.
Clicking on the internet links in the Quartus II interface, or choosing any subcommand from the <b>Altera on the Web</b> command (Help menu) may cause the Quartus II software to close without warning.	Use an external browser to view the Altera web site.
If you are running the Quartus II software on Windows with a country setting that uses the comma (,) as the decimal point, instead of the period (.), you may encounter unexpected results when performing arithmetic functions in the Tcl Console window.	

Issue	Workaround
During installation of the Quartus II software, when you insert the ModelSim-Altera CD-ROM, an Explorer window may appear.	Close the Explorer window before proceeding with the installation.

### Solaris, HP-UX & Linux

Issue	Workaround
If you are using the Exceed X server software for Windows while running the Quartus II software, the font size may be larger than the line height. This problem occurs most often if you installed the Exceed software while running at a screen resolution greater than 1024 × 768.	Reinstall the Exceed software while running at a screen resolution of 1024 × 768. You can then switch back to your normal, higher resolution setting.
Under some circumstances, there may be editor windows listed in the Window menu that you cannot see.	To display the hidden windows, choose <b>Cascade</b> (Window menu).
You cannot launch the AXD Debugger software from within the Quartus II software.	Launch the AXD Debugger software from outside the Quartus II software.
Under some circumstances, the Internet connectivity features of the Quartus II software are not functional.	Specify the full path to your web browser software on the <b>Internet Connectivity</b> page of the <b>Options</b> dialog box (Tools menu). If you access the Internet through a proxy server, you must also specify the address of the proxy server and its port number.
If you cannot access the Quartus II online Help in the user interface, you can access it by typing <code>hh quartus.chm &lt;Return&gt;</code> at a command prompt.	
If you are accessing the Quartus II software through one of the following versions of the Hummingbird Exceed software (6.2, 7.0, 7.1, or 8.0) and have any Microsoft Office application or Internet Explorer open, the Quartus II user interface may start very slowly.	Contact Hummingbird Software at <a href="http://www.hummingbird.com">www.hummingbird.com</a> for a patch for the Exceed software.
If you are running the Quartus II software version 4.0 on a Linux or Solaris workstation, even though <b>Reopen current project and files at startup</b> is turned on, the last project is not reopened when you restart the software.	Use the <b>File/Project 1, 2, 3, ...</b> command (File menu) to reopen your last project.

Issue	Workaround
The stand-alone Quartus II Programmer and SignalTap programs are not available on Solaris, Linux, and HP-UX workstations.	
If you double-click or click and hold on drop-down list boxes in the Resource Property Editor, the Quartus II software may crash.	
When you are changing values in the Resource Property Editor, you must press the Return key to apply the changed values.	

**Solaris Only**

Issue	Workaround
The <b>ARM-based Excalibur MegaWizard Plug-In</b> , which is available from the <b>MegaWizard Plug-In Manager</b> requires the Java Runtime Environment (JRE), which has already been installed on your computer. On Solaris workstations, however, you may need to install extra patches to the operating system in order for the JRE to function properly.	Check the web site <a href="http://sunsolve.sun.com/pub-cgi/show.pl?target=patches/J2SE">http://sunsolve.sun.com/pub-cgi/show.pl?target=patches/J2SE</a> for information about any patches that might be needed.
The <b>Copy</b> command (Edit menu) is not functional in Report Window chart pages and RTL Viewer and Technology Map Viewer schematic pages.	
On certain Solaris 8 systems, the position and size of the Help window are not maintained when the Quartus II software is closed and then started again.	Install Solaris OS patch 109147-12 or higher to regain the normal Help functionality.
On certain Solaris 8 systems, the text in the Assignment Editor, and other dialog boxes, may not be readable because of the text size.	Delete or move the <b>./mw</b> directory and restart the Quartus II software.

**HP-UX Only**

Issue	Workaround
<p>The instructions in the <i>Installation &amp; Licensing for UNIX and Linux Workstations</i> manual to mount and install the ModelSim-Altera software from the CD-ROM are incorrect.</p>	<p>Type the following commands at a command prompt:</p> <pre>mkdir /mnt &lt;Return&gt; pfs_mountd&amp; &lt;Return&gt; pfsd&amp; &lt;Return&gt; pfs_mount /dev/dsk/&lt;device name of cdrom&gt; /mnt&lt;Return&gt;</pre> <p>For example: pfs_mount /dev/dsk/c0t0d0 /mnt &lt;Return&gt;</p> <p>After installation is complete, unmount the CD-ROM with the following command:</p> <pre>pfs_ umount /mnt &lt;Return&gt;</pre>
<p>You receive error messages indicating that you do not have required permissions to perform the requested operation while using Network Information Services (NIS).</p>	<p>Add a plus-sign (+) followed by a carriage return on a line by itself as the last line in both of the following files: <b>/etc/passwd</b> and <b>/etc/group</b>.</p>
<p>Programming EPC16 configuration devices is disabled on HP-UX workstations.</p>	

**Linux Only**

Issue	Workaround
<p>If the MasterBlaster™ download cable is not listed in the <b>Available hardware items</b> list in the <b>Hardware Settings</b> tab of the <b>Hardware Setup</b> dialog box, but it is connected properly, you may not have read/write permission for the serial (dev/ttySx) port to which the MasterBlaster cable is connected.</p>	<p>Have a system administrator assign read/write permission for the appropriate port. This change can be accomplished by adding you to the “uucp” group, or by giving read/write permission for the serial port to everyone, using the following command:</p> <pre>chmod o+rw /dev/ttySx</pre> <p>where x is the serial port affected.</p>
<p>If you are using the ReflectionX X-server software as your display on a Linux workstation, the Quartus II software may hang and a white box may appear.</p>	<p>Set the QUARTUS_MWWM environment variable to allwm and then start the Quartus II software without the splash screen by typing the following commands at a command prompt:</p> <pre>setenv QUARTUS_MWWM allwm&lt;Return&gt; quartus -no_splash&lt;Return&gt;</pre>

Issue	Workaround
If you double-click or click and hold on drop-down list boxes in the Resource Property Editor, the Quartus II software may crash.	
Under certain circumstances, the Quartus II software may not start properly.	<p>On a system with a static IP address, ensure that the <b>/etc/hosts</b> file has an entry for the hostname of the machine on which you are running. For example, if the workstation is named “orange,” there should be an entry in <b>/etc/hosts</b> with the IP address of the “orange” workstation as shown below:</p> <pre>&lt;IP address of orange&gt; orange</pre> <p>In addition, the network configuration (hostname, DHCP hostname, DNS search path, and domain names) must be correct or the Quartus II software will abort on start up.</p>
If you are running the Quartus II software version 4.0 and later using VNC software, the Quartus II software may terminate unexpectedly whenever you open any file or browse any directory from within the Quartus II software.	Make sure your VNC server software is version 3.3.4 or later.
If you are running the Quartus II software under Red Hat Linux 7.3, you may experience substantial degradation of compilation times if your design files are located on a separate server from the Quartus II software.	<p>Make sure that the operating system kernel is upgraded to the latest available. If you are using a NetApps server, refer to the following URL for more information:</p> <p><b><a href="http://www.netapp.com/tech_library/3183.html">http://www.netapp.com/tech_library/3183.html</a></b></p>
If you select a node in the Timing Closure Floorplan, and select <b>Locate</b> in the Resource Property Editor (right button pop-up menu), and then select <b>Goto Source Node</b> (right button pop-up menu), the Quartus II will not display the entire, hierarchical node name.	

## Device Family Issues

### Excalibur

Issue	Workaround
<p>You may receive the message “System Build Descriptor File missing parameter programming clock frequency” for System Build Descriptor Files (.sbd) generated in the Quartus II software version 2.0 and earlier, after selecting the <b>Boot from Serial</b> option in the <b>ARM-based Excalibur MegaWizard Plug-In</b>.</p>	<p>Rerun the <b>ARM-based Excalibur MegaWizard Plug-In</b> in the current version of the Quartus II software to regenerate the SBD File and correct the error.</p>
<p>If you are using the Stripe-to-PLD Bridge in Excalibur EPXA10 Devices, your design may not function due to the Stripe-to-PLD Bridge lockup errata if either of the following options is turned on in the Quartus II software:</p> <ul style="list-style-type: none"> <li><b>Remove Redundant Logic Cells</b></li> <li><b>Perform WYSIWYG Primitive Resynthesis</b></li> </ul> <p>Please refer to the EPXA10 Device Errata Sheet for details on the device errata.</p>	<p>To avoid bridge lock-up, ensure that the <b>Remove Redundant Logic Cells</b> option is turned off for the project.</p> <p>If the <b>Perform WYSIWYG Primitive Resynthesis</b> option is turned on for your project, you may receive warnings that the stripe signals were not routed correctly. To eliminate the warnings, re-run the <b>MegaWizard Plug-In Manager</b> in the Quartus II software version 2.2 or later. This procedure will create an additional settings file (<b>alt_exc_stripe.esf</b>) to ensure that the required logic elements are implemented.</p>

Issue	Workaround
<p>Designs targeting Excalibur devices that use Boot-from-Flash mode may not operate when downloaded to the target board if the Quartus II Software Builder or SOPC Builder Excalibur-build script was used to generate the flash programming file.</p>	<p>The Excalibur boot loader in the Quartus II software version 3.0 does not function correctly if the Quartus II Software Builder is used to generate the flash programming file. This is because the compression option that is used with the <b>makeprogfile</b> utility during the software build process does not work with this version of the bootloader. To work around this issue, do not use the Software Builder to generate a programming file, but instead use the <b>makeprogfile</b> utility at the command line with the <b>-nc</b> (no compression) option. If you are using the SOPC Builder Excalibur-build script, you must edit the script located in the <b>\&lt;XA dev kit instalationl directory&gt;\bin</b> folder. Modify line 1034 of this script to remove the <b>-nc</b> option. For example, line 1034 should be changed as shown in this example.</p> <pre>\$command = "makeprogfile -nc -b \${fileBase}_bootdata.o \$SBD \$SBI \${fileBase}.hex";</pre> <p>You must recompile your software project for this change to take effect.</p>
<p>If you are developing new designs with the XA MegaWizard, you should manually import the file settings from the <b>&lt;block_name&gt;.esf</b> file into the Quartus Settings File (<b>.qsf</b>) using the <b>Import Assignments</b> command (Assignments menu). This ensures that the Quartus II software does not remove certain cells and uses the inverting input on the stripe interface, which does not work.</p>	

**Cyclone, Stratix & Stratix GX**

Issue	Workaround
<p>When you use a Routing Constraints File (.rcf) to control fitting after performing Routing Back-Annotation, your timing analysis results may change slightly due to parasitic and other effects. Any change will be very small.</p>	
<p>If you use the SignalProbe™ feature to observe the signals at an output pin, by routing them to another output pin, the SignalProbe output pin signal will be shown as Unknown (X) in the Quartus II Simulator.</p>	<p>The signal will be correct in actual operation, the error appears only in the Quartus II Simulator.</p>
<p>In the <b>SignalProbe Source to Output Delays</b> table of the Timing Analyzer Report, the following right-button menu commands are not available although they are available in other similar Timing Analyzer Report tables:</p> <ul style="list-style-type: none"> <li>• <b>List Paths</b></li> <li>• <b>Locate in Chip Editor</b></li> <li>• <b>Locate in Timing Closure Floorplan</b></li> <li>• <b>Locate in Last Compilation Floorplan</b></li> </ul>	<p>You can use other Timing Analyzer Report tables to list and locate the affected paths.</p>
<p>If your design targets a Cyclone, Stratix, Stratix GX or MAX II device, and has the Auto Packed Registers option set to Auto, you may receive the following error message if you back-annotate to Logic Cells, and compile the design again: Error: Can't split carry or cascade chain crossing &lt;number&gt; logic cells ...</p>	<p>Perform either of the following steps:</p> <ul style="list-style-type: none"> <li>• Save the post-fitting netlist as a Verilog Quartus Mapping file (.vqm) and use the VQM for subsequent compilations.</li> </ul> <p>or</p> <ul style="list-style-type: none"> <li>• Select the logic cells listed in the error message and remove all location assignments from those logic cells.</li> </ul>

**Stratix and Stratix GX**

Issue	Workaround
<p>If you use the altddio_bidir or alt_dqs megafunction and connect any data port directly to VCC or GND, the Quartus II software version 3.0 SP1 and later will insert an additional logic element in the circuit path.</p>	

Issue	Workaround
<p>The behavior of the 0-degree phase shift setting of the DLL_PHASE_SHIFT parameter of the altdqs megafunction or the <b>DQS Phase Shift</b> logic option with the altdio_bidir megafunction has changed in the Quartus II software version 3.0 SP2. The previous behavior produced an uncharacterized delay that cannot be specified to fall within the specified 500 ps delay difference.</p>	<p>If your design uses this setting and does not work correctly after installing the Quartus II software version 3.0 SP2, you should contact the Altera Applications department for further information.</p>
<p>Updated the previously final timing model for Stratix and Stratix GX devices to address inaccuracies in the output buffer timing (<math>t_{CO}</math>, <math>t_{PD}</math>). The changes made to the I/O timing model to correct the output buffer timing will have a small impact on the input buffer timing (<math>t_{SU}</math>, <math>t_{H}</math>) as well. The core timing model is accurate and was not modified.</p>	<p>For more information, please contact your Altera Support Representative</p>

**Stratix**

Issue	Workaround
<p>Designs compiled for Stratix EP1S40ES devices must be recompiled for the EP1S40 device before programming.</p>	
<p>Stratix PLL simulation models have been enhanced to handle jitter on the input clock. This enhancement has the unintended side effect that functional simulations for LVDS designs using cascaded PLLs may be incorrect by one clock cycle.</p>	<p>Altera recommends that you perform Timing Simulation to display the correct behavior in the Quartus II Simulator or in other EDA Simulators.</p>

**Changes to Stratix PLL Timing:**

Enhanced PLL Maximum VCO Frequency (MHz)			
Speed Grade	-5	-6	-7
Quartus II Ver. 2.2	1000	1000	1000
Stratix Datasheet Ver. 3.0	800	800	800
Quartus II Ver. 2.2 SP1	800	800	600

Fast PLL Maximum VCO Frequency (MHz)			
Speed Grade	-5	-6	-7
Quartus II Ver. 2.2	1000	1000	1000
Stratix Datasheet Ver. 3.0	840	840	840
Quartus II Ver. 2.2 SP1	1000	1000	700

**For Enhanced PLLs (EPLLs):**

The Quartus II software version 2.2 SP1 and later will enforce the 300–800 MHz maximum VCO frequency range as specified in the Stratix device family data sheet for -5 and -6 speed grades. The PLL VCO frequency range for the -7 speed grade is 300–600 MHz.

**For Fast PLLs (FPLLs):**

The Quartus II software version 2.2 SP1 and later will continue to support the 300–1000 MHz PLL VCO frequency range when the FPLL is used as a general purpose PLL. The higher PLL VCO frequency range enables more flexibility in choosing multiplication and division factors in the Quartus II software. When the FPLL is used in Source Synchronous mode, the PLL VCO frequency range is unchanged from the data sheet specification of 300–840 MHz.

**Stratix GX**

Issue	Workaround
When using the <code>altlvds_tx</code> or <code>altlvds_rx</code> megafunction to set up a PLL with a Stratix II device, the default setting for all clocks, including core clocks and SERDES clocks, will be -180 degrees (with respect to the data rate frequency) compared to the input clock, which is required for legal SERDES operations. The <code>altlvds_tx</code> or <code>altlvds_rx</code> megafunction will automatically add this phase offset.	

**Stratix II**

Issue	Workaround
Back-annotating some designs targeted to a Stratix II device with the <b>Demote cell assignments to</b> option set to <b>LABs</b> may prevent the design from fitting.	Back-annotate the design with <b>Demote cell assignments to</b> turned off.

Issue	Workaround
<p>If you are compiling a design for a Stratix II device that was originally targeted to a Stratix device, you may receive the following error message from the <b>quartus_map</b> executable if the design uses PLLs that have external clock outputs:</p> <pre>"Info: Messages issued during the elaboration of &lt;design entity&gt; Error: PLL pll uses extclk[2] output clock port, which cannot be remapped to clk port because target device does not have enough available clk ports."</pre>	<p>Enhanced PLLs on Stratix II devices have fewer output taps than Enhanced PLLs on Stratix devices. Therefore, you must reduce the number of taps on that PLL. If two taps have exactly the same configuration including their enables, you can merge them into a single tap. You must re instantiate the PLL in your source code with the <b>MegaWizard Plug-In Manager</b>, and recompile the design.</p>

**Cyclone**

Issue	Workaround
<p>Altera recommends that the frequency of the external clock output of the PLLs be limited to 312 MHz.</p>	
<p>The Cyclone EP1C3T100 device does not support the <b>LVDS</b> I/O standard on any pins.</p>	<p>Use the Cyclone EP1C3T144 device instead. It supports the <b>LVDS</b> I/O standard.</p>
<p>The operating frequency range of the Cyclone PLL has been changed. In the Quartus II software version 3.0 and earlier, the range was 300 MHz to 800 MHz. In version 3.0 Service Pack 1 and later, that range changed to 500 MHz to 1000 MHz because of concerns about jitter at frequencies below 500 MHz. Because of this change, the minimum input frequency is now 15.625 MHz (previously 15 MHz) and the minimum output frequency is also 15.625 MHz (previously 9.38 MHz).</p>	<p>Recompile your design after installing the current version of the Quartus software.</p>
<p>The PLL lock circuit does not function correctly for PFD (Phase Frequency Detector) frequencies below 200 MHz when the temperature is below -20°C.</p>	<p>If operation at temperatures below -20°C is required, choose a higher input frequency and clock division (N) factor such that the PFD input frequency is higher than 200 MHz.</p>

**Cyclone II**

Issue	Workaround
Back-annotating some designs targeted to a Cyclone II device with the <b>Demote cell assignments to</b> option set to <b>LABs</b> may prevent the design from fitting.	Back-annotate the design with <b>Demote cell assignments to</b> turned off.

**HardCopy Stratix**

Issue	Workaround
The pin table shown in the Quartus II online Help for the HC1S40F780 HardCopy Stratix device incorrectly shows pins U12 and U18 as user I/O.	These pins are factory test pins and should be connected to GND. Select the EP1S40_HardCopy_Prototype when compiling for this device.
When targeting HardCopy Stratix devices, the Quartus II software discards floating LogicLock regions of size [1,1] (including Auto-size regions with default dimensions) and may generate an internal error when processing LogicLock Regions containing RAM.	Ensure that floating regions are of size greater than [1,1] and use location assignments for RAMs instead.

**MAX II**

Issue	Workaround
Vertical migration is disabled for migrating between EPM570 and EPM1270 in the 144-pin TQFP package, and for migrating between EPM570 and either PM1270 or PM2210 in the 256-pin FineLine BGA package.	<p>This feature will be fixed and fully supported in Quartus II 4.2.</p> <p>For Quartus II 4.1 SP1, you must manually ensure that your pin assignments migrate between any devices for vertical migration. The MAX II device package views in the Quartus II software Floorplan Editor and in the pin tables on the Altera web site make for easy visual manual migration.</p>

**MAX 7000**

Issue	Workaround
Certain designs containing state machines may cause the Quartus II software to crash with an internal error in the MTM module at line 620.	Recode the state machine to use a synchronous reset rather than asynchronous reset, or if you must use an asynchronous reset, set <b>State machine encoding to One-hot</b> in the <b>Synthesis</b> page of the <b>Settings</b> dialog box ( <b>Assignments</b> menu).

**Design Flow Issues****Verification**

Issue	Workaround
If you are using IP Toolbench to generate simulation models for Altera IP cores, you will get an error if the Stratix device family is not installed.	Install the Stratix device family.
If you select <b>SignalTap II: pre-synthesis</b> or <b>SignalTap II: post-fitting</b> in the <b>Filter</b> list of the Node Finder and select a bus to add to the STP File, the Quartus II software may expand the bus into individual nodes that may be removed during synthesis, resulting in an error.	Delete the nodes and recompile the project. You can select individual nodes in the Node Finder and group them in the SignalTap II window using the <b>Group</b> command (Edit menu).
Incremental routing may fail for nodes assigned to the SignalTap Logic Analyzer if you have turned on any of the Physical Synthesis Fitter optimizations, such as <b>Perform physical synthesis for combinational logic</b> or <b>Perform register duplication</b> or <b>Perform register retiming</b> .	
If you instantiate multiple VHDL instances of the SignalTap Logic Analyzer with the MegaWizard Plug-In Manager, you may receive error messages at compilation similar to this example: "Error: VHDL error at sld_signaltap.vhd(<number>): formal parameter <name> must have actual or default value."	Choose another language, such as Verilog HDL.

**Integrated Synthesis (VHDL and Verilog HDL)**

Issue	Workaround
<p>The Quartus II software version 4.0 and later may give the message “Error: Duplicate entity &lt;name&gt; found in file &lt;filename1&gt; colliding with the one found in file &lt;filename2&gt;,” for a project that compiled successfully with Quartus II 2.2 or earlier.</p>	<p>The Quartus II software gives an error message when it finds two or more entities with the same name. To avoid this error in the future, remove the duplicate entity or entities. If you cannot remove the duplicate entity, you can direct the Quartus II software to ignore the duplication by adding  <pre>set_global_assignment -name IGNORE_DUPLICATE_ASSIGNMENT ON</pre> to your QSF file. Altera recommends that you avoid using this workaround if possible.</p>

**Verilog HDL Integrated Synthesis**

Issue	Workaround
<p>Verilog-2001 mode is enabled by default. This mode can cause some issues with Verilog-1995 designs, most commonly due to new reserved words in Verilog-2001 such as <code>config</code>.</p>	<p>Do not use Verilog-2001 reserved words as identifiers or select <b>Verilog-1995</b> on the <b>Verilog HDL</b> input page under <b>HDL Input Settings</b> of the <b>Settings</b> dialog box (Assignments menu).</p>
<p>Verilog HDL escaped names that look like vectors can cause problems in the Quartus II software. For example, if you have a single-bit component port named <code>\my_vector_port[3:0]</code>, the Quartus II software versions 2.1 and later will treat it as an array port.</p>	<p>You should avoid using escaped port names in the Quartus II software version 2.1 and later.</p>
<p>Some designs that compiled successfully in the Quartus II software version 3.0 may fail with the error message “Value cannot be assigned to input &lt;name&gt;.”</p>	<p>The Quartus II software version 4.0 and later does not allow an assignment to an input. Change the port to be an output.</p>
<p>Some designs that compiled successfully in the Quartus II software version 3.0 may fail with the error message “Index z cannot be outside range (x to y) of array &lt;name&gt;.”</p>	<p>The Quartus II software version 4.0 and later does not allow out-of-bounds array accesses. The Quartus II software version 3.0 would return “don't care.” You must rewrite your design to keep array accesses within the valid range of the array.</p>

## SOPC Builder Issues

Issue	Workaround
If the Quartus II software is installed in a directory having space characters in its name, the SOPC Builder software will not run.	Install the Quartus II software in a directory that does not have space characters in the path.
When adding an Excalibur Stripe component in conjunction with Avalon peripherals, you may encounter SOPC Builder errors indicating too many masters are present.	If the master-connection patch-panel is not visible, choose <b>Show Master Connections</b> (View menu). Then click on the master/slave intersection indicated by the error message. This will remove the connection. Click again to restore the connection and the error will not reappear.
Designs targeting Excalibur devices that use Boot From Flash mode may not operate when downloaded to the target board if the Quartus II Software Builder or SOPC Builder Excalibur-build script was used to generate the flash programming file.	<p>The Excalibur boot loader in the Quartus II software version 3.0 and later does not function correctly if the Quartus II Software Builder is used to generate the flash programming file. This is because the compression option that is used with the <b>makeprogfile</b> utility during the software build process does not work with this version of the bootloader. To work around this issue, do not use the Software Builder to generate a programming file, but instead use the <b>makeprogfile</b> utility at the command line with the <code>-nc</code> (no compression) option. If you are using the SOPC Builder Excalibur-build script, you must edit the script located in the <code>\&lt;XA dev kit install directory&gt;\bin</code> folder. Modify line 1034 of this script to remove the <code>-nc</code> option. For example, line 1034 should be changed as shown in this example.</p> <pre>\$command = "makeprogfile -nc -b \${fileBase}_bootdata.o \$SBD \$SBI \${fileBase}.hex";</pre> <p>You must recompile your software project for this change to take effect.</p>
The SOPC Builder and Nios Software Development Kit shell may "hang" and become unresponsive when run while the Frisk antivirus software is running.	Turn off the Dynamic Virus Checking feature of the Frisk software before running SOPC Builder or the Nios SDK shell.

## SOPC Builder Compatibility

### ***Nios version 3.1 and later***

You can use your existing Nios components and they will be recognized automatically by the SOPC Builder integrated into the Quartus II version 4.0 software.

### ***Nios version 2.2 / SOPC Builder 2.7***

Your Nios components are not compatible with the SOPC Builder integrated with the Quartus II version 3.0 software. You will receive upgraded Nios components as part of a new Nios Development Kit. You can run your earlier version of SOPC Builder by following these steps:

1. If Altera SOPC Builder 2.7 is not shown in the **MegaWizard Plug-In Manager**, reinstall the SOPC Builder version 2.7 software, or copy the **sopc\_builder\_2\_7\_wizard.lst** file into your `\quartus\libraries\megafunctions` directory.
2. When you open a system that uses the Nios version 2.2 embedded processor, you will be given the choice of using the Altera SOPC Builder or the Altera SOPC Builder 2.7. Choose the 2.7 version. If you choose the version without a number (version 3.0) your components will be disabled.

## EDA Integration Issues

Issue	Workaround
The current version of the Quartus II software allows you to select the Synplicity Amplify software as a physical optimization tool. However, this setting is for an automated mode called ATOPS, which is currently not supported by the Amplify software.	Contact Synplicity for the support schedule for the Amplify software ATOPS mode.
The directory containing the ARM-based Excalibur stripe models changed in the Quartus II software version 2.0. This change may cause compilation scripts that were created for earlier versions of the Quartus II software to fail.	Edit your compilation scripts so that the models and simulation wrapper files are located in the following directory: <pre>\ &lt;Quartus II installation&gt;\eda\sim_lib\ excalibur\stripe_model_&lt;operating system&gt; \ModelGen\models\epxa&lt;1 / 4 / 10&gt; \r0\&lt;simulator_language&gt;</pre>

Issue	Workaround
Support has been added for generation of IBIS Output Files (.ibs) for EPCS1 and EPCS4 Serial Configuration Devices.	The IBIS file will be generated in the <code>&lt;project name&gt;\board\ibs</code> directory after compilation when the design is targeted to a Cyclone device and Active Serial configuration scheme using EPCS1 or EPCS4 devices is chosen.
A Synplicity VQM project that compiles successfully in the Quartus II software version 3.0 or earlier may fail when compiled with the Quartus II software version 4.0 and later with errors “Port A_IN does not exist in primitive <PRIM> of instance <inst_name>” and “Port A_OUT does not exist in primitive <PRIM> of instance <inst_name>”	This error can occur if your Quartus II project specifies that the Synplicity-generated VQM is a Verilog HDL file. Change the file type of the VQM to Verilog Quartus Mapping File in the <b>Properties</b> dialog box of the <b>Files</b> page of the <b>Settings</b> dialog box (Assignment menu)
NativeLink support does not work with versions of Precision RTL Synthesis Software earlier than version 2003b due to a change in Precision's project interface.	
The ModelSim – Altera software is not compatible with the new USB Software Guard.	Use the Parallel Port software guard or a FLEXlm shared license.

## Simulation Model Changes

### altera\_mf Models

#### RAM Models

Model	Change
altsyncram	<ul style="list-style-type: none"> <li>Added support for Cyclone II</li> </ul>
dcfifo	<ul style="list-style-type: none"> <li>Added support for showahead speed mode and showahead area mode</li> </ul>

#### DSP Models

Model	Change
altmult_add	<ul style="list-style-type: none"> <li>Added support for Cyclone II.</li> <li>Added support for 18 bit inputs when saturation and rounding feature are used.</li> </ul>

Model	Change
altmult_accum	<ul style="list-style-type: none"> <li>Added support for Cyclone II.</li> <li>Added support for 18 bit inputs when saturation and rounding feature are used</li> </ul>

### I/O Models

altpll	<ul style="list-style-type: none"> <li>Added support for Cyclone II.</li> <li>Added support to handle the large clk*multiply_by and clk*divide_by numbers that are generated by the wizard when you select the clk*_output_frequency method of defining output clock frequency, instead of defining the ratios.</li> </ul>
altlvds_tx	<ul style="list-style-type: none"> <li>Added support for -180 degrees phase shift on PLL serial clock.</li> <li>Fixed simulation halt issue under x1 mode and x2 mode when inlock period is set to 0.</li> </ul>
altlvds_rx	<ul style="list-style-type: none"> <li>Added support for -180 degrees phase shift on PLL serial clock.</li> <li>Fixed simulation halt issue under x1 mode and x2 mode when inlock period is set to 0.</li> </ul>

### Notes:

The ModelSim software version 5.8 gives the following warning when **altera\_mf** or **220models** megafunction models are compiled with the -87 option:

```
*** Warning (vcom-1148) Condition in IF GENERATE must
be static
```

You can safely ignore this warning because under the 1987 rules, the constant is not considered to be static because of the initialization from the function call.

RAM Megafunction models only support HEX format for all 3<sup>rd</sup>-party simulators. Manually convert MIF format to HEX first in the Quartus II software.

## Latest Known Quartus II Software Issues

For known software issues after publication of this version of the Quartus II Software Release Notes, please look for information in the **Quartus II Latest Known Issues** section of the Altera Support Knowledge Database at the following URL:

**[http://answers.altera.com/altera/index.jsp?/Topics/Support/Solutions/Known Issues/Software/Quartus II](http://answers.altera.com/altera/index.jsp?/Topics/Support/Solutions/Known%20Issues/Software/Quartus%20II)**

## Software Issues Resolved

This Quartus II software Service Pack corrects issues in the following areas:

- Fixed bug in netlist writer that affected the preservation of hierarchy boundaries
- Fixed bug in physical synthesis that resulted in no fits for designs targeting Stratix devices
- Fixed internal error in the Simulator
- Fixed bug in SignalTap II incremental routing that resulted in no fits
- Fixed bug in the Stratix II logic cell simulation model used by the Quartus II Simulator
- Fixed internal error in the Programmer that occurred when the JTAG chain contains unknown devices
- Fixed bug in behavioral simulation model for the `dcfifo` megafunction
- Fixed bug in settings to ensure that the Fitter Effort setting is set to Standard after HardCopy migration
- Fixed bug in netlist writer to ensure that an exported Verilog Quartus Mapping file (**.vqm**) includes the user-specified PLL phase shift parameters
- Fixed internal error in Fitter related to moving LogicLock regions in designs targeted to Stratix devices
- Fixed bug in physical synthesis for Cyclone devices
- Fixed bug in `lpm_fifo` megafunction wizard related to the `LPM_NUMWORDS` parameter setting
- Added support for clear box model for `lpm_mult` megafunction
- Fixed internal error in Timing Analyzer on designs targeted to Stratix devices
- Fixed bug in JAM file generation for JTAG Indirect Configuration Device programming
- Fixed bug in reporting of ignored assignments for bidirectional pins
- Fixed incorrect power estimation reported for designs targeted to Cyclone devices
- Fixed error in PrimeTime Tcl script for HardCopy migration
- Fixed bug in Timing Analyzer related to timing of combinational loops
- Fixed bug in Assignment Editor user interface to improve responsiveness when running the Quartus II software across a network

- Fixed internal error in Fitter related to designs targeted to Stratix GX devices

Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights.