

January 2007 *Inside Edge*

Bringing you the latest Altera product and solution news.

## Monthly Spotlight

### [White Paper: Breakthrough Programmable Power in Stratix III](#)

Analysts called the Stratix® III FPGA's Programmable Power Technology the biggest breakthrough technology for 65-nm FPGAs. The FPGA design community is buzzing. Read this white paper to learn in detail how the technology works and what impact it will have in your system.

## FPGAs, CPLDs & Structured ASICs

### [Using MAX II CPLDs as Analog Keyboard Encoders](#)

Download this application note to find out how MAX® II CPLDs can be used to decode a large number of switches in a keypad or keyboard with only two I/O pins and a GND pin.

[Back to Top](#)

## Software, Intellectual Property & Development Kits

### [Quartus II Software is #1 in Power for 65-nm Devices](#)

Quartus® II software v6.1 offers industry-leading power advantages for the new 65-nm Stratix® III FPGA family. Quartus II software v6.1 includes expanded PowerPlay technology with support for Stratix III FPGAs Programmable Power Technology.

[Back to Top](#)

## Technology & End Markets

### [SI Prescription with Dr. Bogatin: Automated TDR Testing](#)

What do you get crossing a precision TDR, high-bandwidth microprobe with a database-driven, multi-head flying prober? An Introbotics Automated Controlled Impedance Tester able to run at 800-2000 measurements per hour. Read his column and submit your SI questions to the SI Doctor.

[Back to Top](#)

## Events, Training & Net Seminars



## On the Edge



[Click to enlarge](#)

See the first-ever comic devoted to the programmable logic industry.

## Inside Edge Poll

Which is the better gaming system—PS3, XBox 360 or...

[Take the Poll. See the results.](#)

## Did You Know...

You know what hi-tech is. But what's low-tech?

[Find out.](#)

### [\*\*Net Seminar: Cut Design Compile Times with Quartus II Software v6.1\*\*](#)

Shorten overall design time. In this net seminar, you'll learn about incremental compilation, the Quartus feature that enables advanced flows to achieve fMAX gains by targeting specific design areas while preserving performance in design areas that haven't been changed.

### [\*\*See Altera's Latest Technologies and Solutions at DesignCon 2007\*\*](#)

Jan 29 - Feb 1, Santa Clara, CA - DesignCon is Silicon Valley's premier conference for electronic design engineering. Visit Altera at booth #503 to learn how Stratix III Programmable Power Technology, Stratix II GX optimal signal integrity, and other solutions can help you address design challenges.

### [\*\*Visit Embedded World 2007, Europe's Biggest Embedded Event\*\*](#)

Feb 13 - 15, Nürnberg, Germany - At Embedded World, Europe's biggest embedded event, Altera will demonstrate the latest in embedded systems' technology with FPGA devices and the Nios® II processor. To find out how to enhance your embedded system, visit Altera at Hall 12 stand 356.

[Back to Top](#)

## Support & Literature

### [\*\*Design Example: High-Performance Multiprocessor Nios II Design\*\*](#)

With SOPC Builder, creating multiprocessor systems is easy! This high-performance design example has three Nios II CPUs and includes software to exercise the system's interprocessor communication capabilities.

### [\*\*Simulation Problem? New Resource Center Has Solutions\*\*](#)

Altera's new simulation resource center directs you to a wide array of solutions including online demos and training, literature, design examples, troubleshooters, scripts and many more self-help tools.

[Back to Top](#)

## Altera in the News

## [How to implement high-speed 667 Mbps DDR2 interfaces with FPGAs, Programmable Logic Design Line](#)

Altera has simplified high-speed DDR2 memory interface design with its innovative auto-calibration PHY. The fully validated PHY is optimized to provide a robust solution over process, voltage and temperature variations with margin to spare over specification. Learn more about this technology.

## [FPGA-to-ASIC integration provides flexibility in automotive microcontrollers, Automotive Design Line](#)

Using a seamless FPGA to structured ASIC migration path, you can create a cost-effective, flexible microcontroller that meets your requirements exactly. You'll benefit from the flexibility and fast time-to-market of FPGAs as well as the low unit cost of structured ASICs.

[Back to Top](#)

### Most Popular News from Last Issue

#### [SI Prescription with Dr. Bogatin: “So, What Do You Do for a Living?”](#)

What do signal integrity engineers say when asked what they do—without getting blank stares? In his latest SI Prescription, Dr. Eric Bogatin lists entertaining answers SI engineers give. Read the SI Doc's column. If you have a question on SI, remember, the doctor is always in for you.

---

[Subscribe](#) to additional Altera e-mail updates and e-Newsletters, or view/edit all of your Altera e-mail subscriptions. Other Altera email communications include:

- Product Announcements & Updates
- Code:DSP e-Newsletter
- Embedded e-Newsletter
- Net Seminar e-Newsletter

Copyright© 1995-2007 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA