

September 2007 *Inside Edge*
Bringing you the latest Altera® product and solution news.

Monthly Spotlight

[Instructor-Led Quartus II Training, Now Online!](#) **Free**

Previously available only as an instructor-led class, the Foundation of Quartus® II Software Design class is now available at no cost, online. This full 8-hour class is segmented and easy to navigate as you learn to create, compile, and configure your FPGA or CPLD. Sign up today!

FPGAs, CPLDs & Structured ASICs

[Highest-Density Cyclone III FPGAs Now Available in the eStore](#)

Consuming only a fraction of the power needed by other FPGAs of comparable capacity, the EP3C120 FPGA is ideal for a broad range of applications requiring both high integration and low power. You can buy Cyclone® III FPGAs online in the eStore today.

[Stratix III FPGAs Now Shipping](#)

Stratix® III EP3SL150 devices are now shipping! Stratix III FPGAs combine the industry's highest performance and highest density with the lowest possible power consumption. Book devices in the eStore today!

[Stratix III FPGAs, The Fastest 65-nm FPGAs, Just Got Faster](#)

See why the new Stratix III performance benchmarks show a 25% advantage on small designs and even more on big designs when compared to Virtex-5. Learn how you can meet your performance requirements in slower speed grades Stratix III FPGAs to lower your power and costs.

[Back to Top](#)

Software, Intellectual Property & Development Kits



See New Device Availability

[Stratix III](#)


[Cyclone III](#)

[Arria GX](#)

Did You Know...

That the hottest temperature recorded isn't the record?

[Find out.](#)



[Click to enlarge](#)

[Implement a Networking Stack in an Embedded System \(PDF\)](#)

Learn how to implement an entire embedded system and networking stack in an FPGA. You can get throughput of up to 70 Mbps by using scatter-gather DMA channels to handle the data movement. If you implement the design in an FPGA with transceivers, you can achieve even higher throughput.

[Improve Productivity with Quartus II Software Demos—Watch Now](#)

Check out these short demos on Quartus II software features. You'll learn to speed up your compile times, analyze and optimize power consumption, constrain and analyze timing, and see what's new in version 7.1 of the Quartus II software.

[Net Seminar: Meet Design Requirements with Maximum Productivity](#)

Learn how Quartus II software features automatically deliver the highest performance and the lowest power in Stratix III FPGAs while maximizing your productivity. Compared to Virtex-5 and ISE Foundation, you can boost your performance by 25% and lower your power by 45% in 50% less time.

[Back to Top](#)

Technology & End Markets

[SI Prescription with Dr. Bogatin: Occam Process](#)

Learn about new packaging technology that assembles electronic components in reverse of conventional approaches. Verdant Electronics' Occam Process builds an interconnect assembly on top of a substrate created from IC packages and passive components.

[Net Seminar: Intel + Altera = Efficient HPC Coprocessing](#)

If you're ready to accelerate your processor-intensive applications to the next level of performance and efficiency, you need to view this webcast. Learn how the Front-Side Bus, Altera FPGAs, and Intel® processors can accelerate high-performance computing applications up to 100X.

[Back to Top](#)

Events, Training & Net Seminars

[Register Today for SOPC World 2007—Seats are Limited](#) **Free**

Oct 17 - Nov 1, Throughout Asia: Find new ways to enhance productivity and your bottom line at SOPC World 2007. Classes range from developing display systems, to optimizing FPGA performance, to designing DDR3 memory interfaces, and more. Check out the agenda and register now!

[See Altera at the Mentor Graphics European Solution Seminars](#) **Free**

Oct 2 - Dec 2, Throughout Europe: Join Altera at the Mentor Graphics Solutions Expo to learn about the latest tools and technologies that can enhance your design process. View the schedule and download the agenda for more information, then register today!

[Back to Top](#)

Support & Literature

[Design Example: Cyclic Prefix Insertion for OFDM Systems](#)

Accelerate an OFDM modulator design with this cyclic prefix insertion design example. Using Altera's FFT IP, the design example demonstrates cyclic prefix insertion operation in an OFDM system, and works with systems using the WiMAX and 3GPP2 LTE standards, among others.

[Your New Design Companion: The Stratix III Design Checklist \(PDF\)](#)

Have you ever forgotten to plan for vertical migration, or to set up debugging tools? Have you ever missed a pin connection or improperly connected it? Try out the design checklist in this new application note, and you could make your next design process smoother.

[Back to Top](#)

Altera in the News

[HPC: Delivering Rapid, Actionable Results With FPGAs,](#) **Computer Technology Review**

See how FPGAs are changing the medical, financial, and geoscience fields as they are adopted as coprocessors. Offloading processing functions from the microprocessor to a plug-compatible FPGA generates as much as 100X performance gain, 90% lower power consumption, and ideal resource use.

[Back to Top](#)

To ensure that you receive future issues of Inside Edge, please add announcements@altera.com to your address book.

As a subscriber to the Inside Edge e-Newsletter, you will receive a monthly email newsletter. Altera respects your privacy. If you no longer wish to receive this e-Newsletter, please [unsubscribe](#).

[Subscribe](#) to additional Altera e-mail updates and e-Newsletters, or view/edit all of your Altera e-mail subscriptions. Altera e-mail communications include:

- Product Announcements & Updates
- Code:DSP e-Newsletter
- Embedded e-Newsletter
- Net Seminar e-Newsletter

Copyright © 1995-2007 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA