

November 2009

www.altera.com

Monthly Spotlight

[Lower Your Total System Costs with New Cyclone IV FPGAs](#)

Altera's new Cyclone[®] IV FPGA family extends the Cyclone FPGA series leadership providing the market's lowest cost, lowest power FPGAs, now with a transceiver variant. The Cyclone IV FPGA family enables you to meet increasing bandwidth requirements while lowering costs.



FPGAs, CPLDs & ASICs

[White Paper: System Costs With Cyclone IV FPGAs](#)

Use an FPGA-based system architecture to reduce total system costs, consisting of R&D, BOM costs, and lifecycle total cost of ownership.

Software, Intellectual Property & Development Kits

[Download New Quartus II Software v9.1—20% Faster Compile Times](#)

Now available for download—new Quartus[®] II Software v9.1 is #1 in performance and productivity and supports new Cyclone IV GX devices.

[Learn What's New in Quartus II v9.1—Finish Your Design Faster](#)

New support for Cyclone IV GX FPGAs and 20% faster compile times. Also, introducing new Rapid Recompile feature and free Nios[®] II core in v9.1.

[Now Shipping: Cyclone III LS FPGA Dev Kit With Security Features](#)

New development kit features the FPGA industry's lowest power (less than 1/4 W static), 200K logic device, with full security features.

[Reduce Time to Market with Altera Arria II GX Audio Video Dev Kit](#)

The OmniTek Arria[®] II GX Audio Video Development Kit provides a cost-effective SDI-to-PCIe interface for broadcast applications.

[Video: Learn How Dev Kit Utilities Shorten the Design Process](#)

Learn about two function-rich dev kit utilities that accelerate the design cycle: the Board Test System and the Board Update Portal.

Technology & End Markets

[Flexible Altera FPGA Solutions for Your Industrial Applications](#)

Are you seeking flexible industrial Ethernet solutions? Motor control? An I/O companion device? See the low-power FPGA-based solutions Altera offers.

Support & Literature

[White Paper: Adding Hardware Accelerators to Reduce Power](#)

See how the Nios II C2H Acceleration Compiler uses hardware acceleration to lower power while maintaining performance.

[White Paper: MAX Series Flash Memory Configuration Controller](#)

Implement the MAX[®] flash memory controller for the flexibility to use a

A vertical promotional graphic for Quartus II Software and Nios II Kit. It features an image of a development board at the top. The text reads: "Purchase Quartus II Software and Get a Nios II Kit for \$99 Limited Time Offer Buy Now & Save \$350".

[Join Us On Twitter & Facebook—Win a Development Kit!](#)

Follow Altera on Twitter and Facebook to stay up-to-date on industry developments. One lucky USA fan and follower wins a BeMicro or Nios[®] II kit each week!



[Click to enlarge](#)

bigger flash memory to store more FPGA configuration files

[New 10-Gbps Ethernet Hardware Demo Reference Design & App Note](#)

Check out the new 10 GbE demo design that shows how to pass traffic at wire speed on Stratix® IV GX dev kit with a CX4 or X2 module.

Events & Training

[New Free Online Training Course: Configuring Altera Devices](#)

Learn to select a configuration solution, use security features, use remote system upgrade features, and find debugging resources.

[See Altera's Industrial Solutions at SPS/IPC/Drives 2009—Germany](#)

Find out about the latest FPGA-based solutions for drive technology, industrial Ethernet, or I/O hub solutions (Nov 24-26, Nurnberg, Germany)

Altera In the News

[FPGAs Serve up Video Processing for Military EO/IR Apps, COTS Journal Online](#)

EO/IR systems face the challenge of heavy real-time processing under a tight power budget. FPGAs provide a solution for those needs.

[Minimize Video Processing Design Time with FPGA Dev Kits/Ref Designs, EDN.com](#)

Today's broadcast equipment must be capable of handling all types of video formats and resolutions. See how FPGAs can provide an advantage.

Most Popular News from Last Issue

[New Stratix IV E Device—the Industry's Highest Density 40-nm FPGA](#)

Simplify your design partitioning and accelerate your verification cycle with the newest member of the Stratix® IV family. The EP4SE820 device has 820K logic elements, 23.1 Mbits of memory and 1,120 I/O pins, making it the logical choice for ASIC prototyping and design emulation.

To ensure that you receive future issues of Inside Edge, please add announcements@altera.com to your address book.



As a subscriber to the Inside Edge, you will receive a monthly email newsletter. To unsubscribe from this newsletter or subscribe to additional Altera email updates and enewsletters, please visit our [Email Subscription Center](#).

Altera email communications include:

- Product Announcements & Updates
- Webcast & Video enewsletter
- Embedded enewsletter
- DSP enewsletter

Copyright © 1995-2009 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.