

## Monthly Spotlight

### [Free Online Training: Best HDL Design Practices for Timing Closure](#)

Whether you are new to FPGA design or an expert, this training will teach you how to optimize your HDL code for best timing results. Learn how to plan for and achieve timing closure and resolve common issues. Find more online training classes below or [browse all courses](#).



## FPGAs, CPLDs & ASICs

### [Cast Your Vote! Altera Nominated for 3 EDN Innovation Awards](#)

Stratix® IV GT FPGAs, Quartus® II v9.1 software, and the 1080p Video Design Framework are all finalists in EDN's Innovation Awards. Vote by March 19!



## Software and Development Kits

### [Short on Simulation Licenses? Get ModelSim-Altera Edition for \\$945](#)

Tired of waiting to simulate your design? Need an extra license? Speed up your FPGA simulations with ModelSim®-Altera® Edition for only \$945.



## Technology and End Markets

### [White Paper: Lower Total Cost of Ownership for Industrial Apps](#)

Look at a system's TCO to see how Altera's Cyclone® IV FPGAs offer competitive and flexible alternatives to discrete MCU/DSP/ASSP products.

### [White Paper: Functional Safety Systems Using TÜV-Qualified FPGAs](#)

Read how market trends, the need for increased productivity, and new legislation have accelerated the use of safety systems in industrial machinery.



### [Video Demo: Simplify Video Processing with IP Cores and FPGAs](#)

Watch this video to learn how pre-verified, configurable building blocks simplify and accelerate the process for building a complex video chain.

### [Learn From Video Processing Designs on the Nios Wiki](#)

Check out the video processing designs created by Nios® Wiki members using the Altera video design framework, which includes the VIP suite of video IP.



[Click to enlarge](#)

## Support and Literature

### [Design PCBs with Cyclone IV FPGA "Final" Pin-Outs](#)

All Cyclone IV E and three Cyclone IV GX pin-outs are now available. Use the pin-outs to finalize your PCB design.

## Training and Events

### [New Free Online Training: PDN Design Using Altera Design Tools](#)

Learn about the challenges involved with power distribution network (PDN) design and how to overcome them using Altera tools.

### [Free Online Training: Using the Nios II Processor MMU and MPU](#)

Learn about the memory management unit, memory protection unit, and

precise advanced exceptions for the Nios II processor.

[See Altera's Broadcast Solutions at NAB 2010, Las Vegas, April 12-15](#)

Learn how to integrate your broadcast system using the widest range of FPGA devices available. See demos, dev kits and more at booth #N5015.

**Altera In the News**

[Harnessing the DSP Horsepower, SOCcentral](#)

FPGAs deliver hundreds of GMACs, but DSPs are easier to program. See how new FPGA tools reduce design effort similar to DSP implementation.

[Streaming Multichannel Uncompressed Video, Broadcast Engineering](#)

Learn how video-specific IP cores, and user-friendly design tools turn a complex video-streaming system design into a much simpler task.

**Most Popular News from Last Issue**

[Download Quartus II v9.1 SP1—New Cyclone IV Device Support](#)

Version 9.1 service pack 1 offers new advanced support for Cyclone IV GX and E family variants. It also includes programming (POF) support for new StratixIV GX and Arria® II GX devices. In addition, the new FIR Compiler II is now available and included in the IP Base Suite.

[Subscribe](#) to other Altera email communications:

- Product Announcements & Updates
- Inside Edge newsletter
- Embedded newsletter
- Webcast & Video newsletter
- Technical Updates

Connect with Altera:



Copyright © 1995-2010 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA  
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.