

August 2007: Altera's monthly net seminar e-newsletter provides schedules and descriptions of upcoming and recently broadcast Altera® online seminars.



**[Accelerate Applications with FPGA Coprocessors—
Sponsored by AMD and Altera](#)** **Free**

Duration: 25 minutes
View Now, On Demand!

Are you ready to speed up your high-performance applications without drastic increases in your power budget? Would like to accelerate your existing C-code applications by taking them directly to hardware? This 25-minute net seminar shows you how to achieve these goals while gaining maximum performance at a better price/performance ratio than processors alone.

[Back to Top](#)



**[5 Tips for Using CPLDs to Quickly Create Portable
Applications](#)** **Free**

Duration: 20 minutes
View Now, On Demand!

See how designers of portable applications are using CPLDs to quickly create highly competitive, cutting-edge products. View this net seminar to learn 5 tips on how you can use Altera's CPLDs to accelerate your next portable application design process as well.

[Back to Top](#)



[Guidelines for Designing Gigabit Channels](#) **Free**

Duration: 35 minutes
View Now, On Demand!

Though high-speed serial links increase data throughput and reduce the number of traces on a board, new challenges arise when designing these systems. This seminar provides useful guidelines and techniques for designing a high-speed channel. The seminar covers a channel model case study that includes how to address the challenges of designing at high data rates (BGA breakout, crosstalk, vias, DC block capacitor, and an SMA connector). These challenges are tied in and are implemented in a complete end-to-end channel

“I was very impressed with the [\[Enable High-Volume Applications with New Low-Cost FPGAs\]](#) net seminar. It was a very efficient way to learn about a new product and convenient to get immediate feedback to questions. Altera obviously has a great product with the Cyclone III FPGA.”

- Jon Childers,
Engineer, AT Systems,
Inc.



simulation.

[Back to Top](#)



[Implement PCIe, GbE & SRIO with Altera's New Low-Cost FPGAs](#) **Free**

Duration: 15 minutes

View Now, On Demand!

This 15-minute QuickCast provides an overview of Arria™ GX devices, Altera's newest FPGA family with transceivers. Arria GX FPGAs support three protocols: PCI Express, Gigabit Ethernet, and Serial RapidIO, giving you a low-cost coprocessing option for your next design.

The net seminar discusses how Arria GX FPGAs' signal integrity, support and software compare to other offerings in the industry and how Altera's success with transceivers translates to a low-risk design for you. You'll hit the ground running and get your design out the door fast when you choose Arria GX FPGAs!

[Back to Top](#)

As a subscriber to the Net Seminar e-Newsletter, you will receive a monthly email newsletter. Altera respects your privacy. If you no longer wish to receive this e-Newsletter, simply [unsubscribe](#).

[Subscribe](#) to additional Altera email updates and e-Newsletters, or view/edit all of your Altera email subscriptions. Other Altera email communications include:

- Product Announcements & Updates
- Inside Edge e-Newsletter
- Embedded e-Newsletter
- Code:DSP e-Newsletter

Copyright© 1995-2007 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA

Net Seminar

Accelerate
HPC Applications with
FPGA Coprocessors

[View Now](#)

AMD
Smarter Choice

The image is a promotional box for a Net Seminar. It has a green header with the text 'Net Seminar'. Below the header, the text reads 'Accelerate HPC Applications with FPGA Coprocessors'. There is a green arrow pointing to the right next to the text 'View Now'. At the bottom of the box is the AMD logo, which consists of the letters 'AMD' in a bold, sans-serif font, followed by a green square containing a white stylized 'A' shape. Below the logo is the tagline 'Smarter Choice'.