FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Literature: Technology

Home > Products > Literature > I/O Interfaces and Memory
Download the latest version of Adobe Acrobat Reader
  • Memory Solution Center
  • DSP Solution Center
  • I/O Standard and Interfaces Solution Center
Title Doc Version Release Date File Size Document Part Number
Memory Solution Center
APEX 20KC Programmable Logic Device Data Sheet
     APEX 20KC Device Pin Tables
2.2Feb 2004595 KBDS-APEX20KC-2.2
AN 119: Implementing High-Speed Search Applications with Altera CAM
     Source code for fully associative cache (5 KB)
     Source code for direct mapped cache (5 KB)
2.1Jul 20012 MBA-AN-119-2.1
External Memory Interfaces in Stratix & Stratix GX Devices
(Replaces AN 212)
3.3Jun 2006275 KB 
Subscribe Alert Implementing ATM Switch with APEX Embedded CAM1.0Aug 200031 KBWP-APEXATM-1.0
On-Chip Memory Implementations Using Cyclone Memory Blocks
(Replaces AN 252)
1.4May 2008271 KB 
Transitioning APEX Designs to Stratix & Stratix GX Devices
(Replaces AN 206)
3.0Jul 2005339 KB 
I/O Standard and Interfaces Solution Center
Mercury Programmable Logic Device Family Data Sheet
     Mercury Device Pin Tables
2.2Jan 2003927 KBDS-MERCURY-2.2
AN 130: CDR in Mercury Devices1.0Feb 2001225 KBA-AN-130-01
AN 134: Using Programmable I/O Standards in Mercury Devices2.1Dec 2002506 KBAN-134-2.1
AN 138: LVDS Signaling Using APEX Devices I/O Pins1.0May 2001229 KBA-AN-138-01
AN 159: Using HSDI in Source-Synchronous Mode in Mercury Devices1.1Dec 2002246 KBAN-159-1.1
AN 166: Using High-Speed I/O Standards in APEX II Devices1.May 2003463 KBAN-166-1.8
AN 167: Using Flexible-LVDS I/O Pins in APEX II Devices1.1Aug 2002141 KBA-AN-167-1.1
AN 180: POS-PHY Level 4-POS-PHY Level 3 Bridge Reference Design1.02Oct 2001545 KBA-AN-180-1.02
AN 75: High-Speed Board Designs4.0Nov 2001768 KBA-AN-75-4.0
External Memory Interfaces in Stratix & Stratix GX Devices
(Replaces AN 212)
3.3Jun 2006275 KB 
Implementing Double Data Rate I/O Signaling in Cyclone Devices
(Replaces AN 256)
1.2May 2008104 KB 
Using Cyclone Devices in Multiple-Voltage Systems
(Replaces AN 258)
1.3May 2008189 KB 
Using Selectable I/O Standards in Cyclone Devices
(Replaces AN 253)
1.6May 2008344 KB 

PDF Legal Notice

Rate This Page


  • Overview
    • Brochures
    • Conference Papers
    • Design Contest Papers
    • Device Selector Guides
    • Solution Sheets
    • White Papers
  • By End Market
    • Automotive
    • Broadcast
    • Consumer
    • Medical
    • Military
  • Device Documentation
    • Stratix IV (E, GX, GT)
    • Stratix III (L and E)
    • Stratix II GX
    • Stratix II
    • Stratix GX
    • Stratix
    • Arria II GX
    • Arria GX
    • Cyclone IV (E and GX)
    • Cyclone III (and LS)
    • Cyclone II
    • Cyclone
    • MAX II (and G, Z)
    • MAX 3000A
    • MAX 7000
    • HardCopy IV (E and GX)
    • HardCopy III
    • HardCopy II
    • Automotive-Grade Devices
    • Configuration Devices
    • Mature Devices
    • Packaging
  • Design Tools
    • Quartus II
    • SOPC Builder
    • System-Level Software
    • MAX+PLUS II
  • IP/Embedded Processors
    • IP and Megafunctions
      • Embedded Processors
      • Interfaces and Peripherals
      • DSP
      • Communications
    • Nios II Processor
    • Nios Processor
  • By Technology
    • DSP Handbook
    • External Memory Interfaces
  • Development Kits/Cables
    • Development Kits
    • Programming Cables
  • By Type
    • Advisories/PCNs/PDNs
    • Application Briefs
    • Application Notes
    • Brochures
    • Conference Papers
    • Data Sheets
    • Design Content Papers
    • Device Selector Guides
    • Errata Sheets
    • Functional Specifications
    • Manuals
    • Pin Connection Guidelines
    • Pin-Outs
    • Release Notes
    • Reliability Report
    • Solution Sheets
    • Technical Briefs
    • Tutorials
    • User Guides
    • White Papers
  • Technical Updates
    • View Recent Technical Updates
    • Subscribe/Manage
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates