Phase-Locked Loop Reconfiguration (ALTPLL_RECONFIG) IP Core User Guide

Description

The ALTPLL_RECONFIG IP Core implements reconfiguration logic to facilitate dynamic real-time reconfiguration of phase-locked loops (PLLs) in Intel® FPGAs