FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

ACEX 1K Device Family

Home > Products > Devices > ACEX 1K Device Family

Altera's ACEX® 1K device family provides industry-leading low-cost devices for low-density design needs. For mid- and high-density designs, check out Altera's new lowest-cost FPGAs, the Cyclone™ II and Cyclone device families. The ACEX 1K device family offers low-density FPGAs that are ideal for price-sensitive applications, with price points as low as $3.25. The ACEX 1K device family operates at 2.5 V and can interface with 5.0-V, 3.3-V, and 2.5-V I/O circuitries.

ACEX 1K Description

ACEX 1K devices range in density from 576 to 4,992 logic elements (LEs) and provide optimum performance and features that enable the effective implementation of low-cost, low-density applications.

All ACEX 1K devices feature high-performance embedded RAM blocks that can implement dual-port RAM, read-only memory (ROM), first-in first-out buffers (FIFO) or logic. Full 64-bit, 66-MHz peripheral component interconnect (PCI) support is provided in order to fulfill a key requirement in high-performance communications systems. ACEX devices also feature phase-locked loops (PLLs) for clock management, including the ClockLock® feature to improve I/O performance and the ClockBoost® feature to multiply the system clock inside the ACEX 1K device. ACEX 1K devices also feature MultiVolt™ I/O operation, enabling them to interface with devices running at 5.0 V, 3.3 V, and 2.5 V. ACEX 1K devices utilize low-cost packaging technologies, including advanced FineLine BGA™ packages featuring the SameFrame™ migration capability.

image 6
image 2 image 2 image 3
image 4 image 5
image 7 image 8 figure 9

Software Support & Availability

ACEX 1K devices are available today and are supported by the Quartus II Web Edition Software. The Quartus II Web Edition software includes a complete environment for programmable logic device (PLD) design, including schematic- and text-based design entry, hardware description language (HDL) synthesis, place-and-route, verification, and programming. The Quartus II Web Edition software removes all barriers for designing and evaluating Altera® device architectures for high-performance applications. ACEX 1K devices are also supported in the MAX+PLUS II BASELINE software.

Related Links

  • Cyclone II Devices
  • Cyclone Devices
  • Configuration Devices
  • Search for available devices and package options
  • Compare Altera and Xilinx FPGAs
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates