FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Altera's APEX True-LVDS Solution

Home > Products > Devices > Altera's APEX True-LVDS Solution

Increases Data Transfer Rate to Industry-Leading 840 Mbps Per Channel

APEXTM 20KE and APEX 20KC devices offer a True-LVDSTM solution making these devices the industry's first system-on-a-programmable-chip (SOPC) solution to support data transfer rates up to 840 Mbps per channel. Altera's True-LVDS solution addresses the high bandwidth demands of communication applications. Figure 1 shows the waveform for the APEX EP20K400E LVDS data channel, toggling at 840 Mbps.

Figure 1. APEX EP20K400E LVDS I/O Performance at 840 Mbps

I/O Performance at 840 Mbps

APEX True-LVDS Solution

The APEX True-LVDS solution not only provides a high data transfer rate of up to 840 Mbps per channel, but also offers high noise immunity, low power consumption, and low electromagnetic interference (EMI) benefits that are utilized by high-speed communication applications. The True-LVDS solution is made possible by the following innovative technology:

  • Dedicated receiver and transmitter circuitry performing serial-to-parallel and parallel-to-serial conversions making the high toggle rates (840 Mbps) possible
  • On-chip phase-locked loop (PLL) circuitry with 8x multiplication internally boosting the input clock to 840 MHz
  • Dedicated deskew circuitry ensuring clock and data signals are internally aligned
  • True differential I/O drivers enabling high noise immunity, low power consumption, and low EMI

Figure 2 shows the LVDS receiver and transmitter circuitry.

Figure 2. LVDS  Receiver/Transmitter Circuitry

Receiver/Transmitter Circuitry

APEX 20KE True-LVDS Performance

When analyzing LVDS I/O performance, it is important to consider various specifications including channel skew on the output pins and the maximum receiver input skew margin. These specifications are required to determine LVDS system performance. The table below defines the specifications and provides the APEX 20KE LVDS values at 840 Mbps.

Table 1. APEX 20KE True-LVDS Performance
Specification Definition APEX 20KE True-LVDS Values
f LVDSDR Maximum LVDS data transfer rate 840 Mbps
TCCS Transmitter channel-to-channel-skew 400 ps
SW Sampling window: required time that data must be stable for the LVDS receiver to capture it 440 ps

RSKM

Receiver input skew margin: allowable board skew, specified with de-skew feature engaged 473 ps

APEX True-LVDS Quality

An "eye diagram" is a visual representation of the jitter and output driver quality of an LVDS output signal. It is obtained by sending pseudo-random data over the LVDS channel and using a sampling oscilloscope to perform a persistence measurement. The transitions are captured and plotted over time. Horizontal eye closure is due to jitter, while vertical eye closure is due to signal attenuation or noise. Therefore, a larger "eye" indicates a better quality driver. (For details see the Eye Diagram page.) The "eye diagram" for the APEX EP20K400E device in Figure 3, was measured over 30 minutes in a noisy environment.

Figure 3. LVDS Eye Diagram at 840 Mbps

Eye Diagram at 840 Mbps

APEX True-LVDS Applications

The APEX True-LVDS solution is ideal for telecommunication and data communication applications such as switches, hubs, and routers. It is also useful for computing applications such as digital copiers, processor interface, imaging displays, audio and video digital signal processing (DSP), and MPEG stream processing.

The 840 Mbps data transfer rate provides full support for dense wave division multiplexing (DWDM) systems transmitting and receiving OC-12 data with Reed-Solomon forward error correction (FEC) encoding running at 666 Mbps per channel.

APEX LVDS Advantage

APEX devices with LVDS capability provide numerous benefits, including:

  • High-frequency performance up to 840 Mbps per channel
  • Low power dissipation
  • Dedicated built-in LVDS circuitry
  • 16 input and output channels
  • Built-in data skew reduction circuitry
  • Support for 1x, 4x, 7x, or 8x serializer and deserializer
  • Low ratio of chip power and ground pins to I/O pins
  • Support for multi-drop and point-to-point backplane architecture interfaces
  • Support data transfer across cable and connectors

With the True-LVDS solution, APEX devices offer the highest performance, highest bandwidth, lowest power, SOPC solution for high-speed data transmission designs.

Related Links

  • APEX LVDS Support
  • LVDS Comparison: APEX 20KE vs. Virtex-E Devices
  • High-Bandwidth LVDS Support in APEX Devices Brochure (PDF - 857 Kb)
  • AN 117 Using Selectable I/O Standards in Altera Devices (PDF - 161 Kb)
  • TB 57 Power Consumption Comparison: APEX 20K vs. Virtex Devices (PDF - 190 Kb)
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates