FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

PHY-LINK Layer Interface Support

Home > Products > Devices > PHY-LINK Layer Interface Support

With versatile I/O capabilities and robust intellectual property (IP) cores, APEXTM II devices support physical link layer interfaces such as UTOPIA IV, POS-PHY Level 4, and Flexbus Level 4.

POS-PHY

The POS-PHY interface defines operations between physical layer devices (such as ATM, POS, and GigE framers) and link layer devices (such as asynchronous transfer mode (ATM), Internet protocol, and GigE forwarding devices). APEX II devices can support POS-PHY standards up to POS-PHY Level 4 (PL4). PL4 is a standard interface for switches and routers between a physical layer (PHY) and a link layer device, for aggregate bandwidths of OC-192 ATM and Packet-over-SONET (POS), as well as 10-Gigabit Ethernet applications. PL4 provides a flexible 10-Gbps system interface that can handle multiple protocols such as Ethernet, POS, and ATM, including a mix of ATM cells and packets simultaneously. Table 1 summarizes the APEX II POS-PHY link layer support.

Table 1. POS-PHY Interface Support
Interface
I/O Standard
Maximum Throughput
Channels
Clock
POS-PHY
Level 2
LVTTL
622 Mbps
16
50 MHz
POS-PHY
Level 3
LVTTL
2.5 Gbps
8/32
104 MHz
POS-PHY
Level 4
LVDS
10 Gbps
32
832 MHz

UTOPIA

APEX II devices support the UTOPIA physical link (PHY-LINK) layer interface using the LVTTL and LVDS I/O standards. APEX II devices feature support for UTOPIA Level 1, Level 2, Level 3, and Level 4 interfaces, summarized in Table 2.

Table 2. APEX II UTOPIA Interface Support
Interface
I/O Standard
Maximum Throughput
Channels
Clock
UTOPIA
Level 1
LVTTL
155 Mbps
8
25 MHz
UTOPIA
Level 2
LVTTL
622 Mbps
8/16
50 MHz
UTOPIA
Level 3
LVTTL
2.5 Gbps
8/16/32
104 MHz
UTOPIA
Level 4
LVDS
10 Gbps
32
415 MHz

Flexbus

APEX II devices support AMCC's Flexbus Level 3 and Level 4 interfaces, as summarized in Table 3.

Table 3. Flexbus Support
Interface
I/O Standard
Maximum Throughput
Channels
Clock
Flexbus
Level 3
LVTTL
2.5 Mbps
32/64
50/100 MHz
Flexbus
Level 4
HSTL Class I
10 Gbps
64
175 MHz
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates