FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

About Cost-Optimized Arria FPGA Series

Home > Products > Devices > About Arria Series

Altera's Arria® FPGA series is designed for cost- and power-sensitive transceiver-based applications. The Arria FPGA series has a rich feature set of functions (memory, logic, and DSP) combined with the superior signal integrity of 3-Gb transceivers to allow you to integrate more functions and maximize system bandwidth. The Arria series includes Arria GX and Arria II GX devices with on-chip transceivers that allow the transfer of serial data in and out of the FPGA at high frequencies.

 Table 1. Arria FPGA Series Introduction
Arria GX Arria II GX
Year of Introduction 2007 2009
Process Technology 90 nm 40 nm
Recommended for New Designs Yes Yes

The Arria II GX FPGA family features the industry's lowest power FPGAs with 3.75-Gbps transceivers. Designed for cost-sensitive applications, the Arria II GX  FPGA family is based on a 40-nm, full-featured FPGA fabric that includes adaptive logic modules (ALMs), digital signal processing (DSP) blocks, embedded RAM, and a hard PCIe intellectual property (IP) core. Unlike other 3-Gbps FPGA families, Altera's Arria II GX FPGA family offers improvements in usability that allow you to complete your projects faster.

The Arria GX FPGA family is Altera’s cost-optimized 90-nm FPGA family with transceivers. With transceiver speeds up to 3.125 Gbps, you can connect existing modules and devices, and support protocols such as PCI Express, Gigabit Ethernet, Serial RapidIO®, SDI, XAUI, and more. The Arria GX FPGA family incorporates Altera’s proven transceiver technology, ensuring excellent signal integrity for your designs.

 Table 2. Comparison of Arria Series FPGAs with Transceivers
Feature Arria GX Arria II GX
Equivalent Logic Elements 21,580 to 90,227 15,950 to 256,500
Adaptive Logic Modules 8,632 to 36,088 6,380 to 102,600
Total RAM (Kbits) 1,229 to 4,477 783 to 8,550
Embedded 18 x 18 Multipliers 40 to 176 56 to 736
Maximum User I/O 235 to 538 250 to 612
Transceiver Data Range (Mbps) (1) 600 to 3,125 600 to 3,750
Transceiver Channels (1) 4 to 12 4 to 16
PCI Express Hard IP Blocks - 1

Notes:

  1. Transceivers with PCS and PMA

Related Links

  • Arria GX FPGA Family 
  • Arria II GX FPGA Family 
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates