FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Arria GX FPGA Overview

Home > Products > Devices > Arria (GX) > Overview

Next Steps

  • View Webcast
  • Download Software
  • Get PCIe Core
  • Get Reference Design
  • Get GbE Core
  • Get SRIO Core

Buy Now

  • Purchase Dev Kits
  • Purchase Devices

Support

  • Get Device Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get PCIe User Guide (PDF)
  • Get SRIO User Guide (PDF)
  • Get Email Updates

Arria® GX FPGAs are an award-winning, midrange FPGA family. Arria GX FPGAs share the same transceiver technology as the proven Stratix® II GX family. By streamlining the transceivers and creating efficient I/O cells, Arria GX FPGAs provide a cost-effective solution to connect with today's mainstream high-speed protocols. 

  • Supported protocols
  • Device overview
  • Packaging details
  • Industrial temperature support

Table 1 outlines the protocols supported by Arria GX FPGAs.

Table 1. Protocols Supported by Arria GX FPGAs
Standard Data Rate (Gbps)
3G Basic 3.125
SD, HD, 3G SDI 0.27, 1.488, 2.97
PCI Express 1.1 (x1, x4) 2.5
Serial RapidIO® (1x, 4x) 1.25, 2.5

Serial RapidIO (1x)

3.125
Common Public Radio Interface (CPRI) 2.5, 3.072
Open Base Station Architecture Initiative (OBSAI) 0.768, 1.536, 3.072

Gigabit Ethernet

1.25
XAUI 3.125
SerialLite II Up to 3.125
SGMII 1.25

Tables 2 and 3 list the Arria GX family devices and packaging information, respectively. All device densities that are available in the same package are vertically migratable (that is, they share the same VCC, GND, in-system programmables, and dedicated input pins).

Table 2. Arria GX Device Family
Device EP1AGX20 EP1AGX35 EP1AGX50 EP1AGX60 EP1AGX90
Transceiver Channels 4 4 8 4 8 4 8 12 12
Equivalent LEs (1) 21,580 33,520 50,160 60,100 90,220
Total
Memory Bits

1,229,148

1,348,416 2,475,072 2,528,640 4,477,824
18 x 18
Multipliers
40 56 104 128 176
PLLs (2) 4 4 4 4, 8 4 8 8
Availability
Buy
Now
Buy
Now
Buy
Now
Buy
Now
Buy
Now
Buy
Now
Buy
Now
Buy
Now
Buy
Now

Notes:

  1. LE = logic element
  2. PLL = phase-locked loops
Table 3. Arria GX Packaging

Device

EP1AGX20

EP1AGX35

EP1AGX50

EP1AGX60

EP1AGX90

Transceiver

Channels

4

4

8

4

8

4

8

12

12

F484 User I/O Pins

230

230

-

229

-

229

-

-

-

F780

User I/O Pins

341

-

341

-

350

-

350

-

-

F1152

User I/O Pins

-

-

-

-

514

-

-

514

538

Table 4 shows industrial temperature support for Arria GX devices.

Table 4. Arria GX Device Industrial Temperature Support
Device Package (1) Speed Grade
EP1AGX20C 484-pin FBGA
780-pin FBGA
-6
EP1AGX35C 484-pin FBGA -6
EP1AGX35D 780-pin FBGA -6
EP1AGX50C 484-pin FBGA -6
EP1AGX50D 780-pin FBGA
1,152-pin FBGA
-6
EP1AGX60C 484-pin FBGA -6
EP1AGX60D 780-pin FBGA -6
EP1AGX60F 1,152-pin FBGA -6
EP1AGX90F 1,152-pin FBGA -6

Note:

  1. BGA: ball-grid array
    FBGA: FineLine BGA package
    MBGA: Micro FineLine BGA package
    UBGA: Ultra FineLine BGA package
    PDIP: plastic dual in-line
    PLCC: plastic J-lead chip carrier
    PQFP: plastic quad flat pack
    RQFP: power quad flat pack
    SOIC: small-outline integrated circuit
    TQFP: thin-quad flat pack

Related Links

  • Gigabit Ethernet
  • Serial RapidIO
  • Arria GX FPGAs
  • Stratix II GX FPGAs
  • PCI Express
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates