FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Arria GX Device Family Architecture

Home > Products > Devices > Arria (GX) > Overview > Architecture

Next Steps

  • View Webcast
  • Download Software
  • Get PCIe Core
  • Get Reference Design
  • Get GbE Core
  • Get SRIO Core

Buy Now

  • Purchase Dev Kits
  • Purchase Devices

Support

  • Get Device Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Data Sheet (PDF)
  • Get Email Updates

The core fabric of Arria® GX FPGAs is built from innovative and efficient logic units known as adaptive logic modules (ALMs). The ALMs are routed with the MultiTrack interconnect architecture, enabling Arria GX devices to implement logic, arithmetic, and register functions.

Adaptive Logic Module

The ALM is built with an extremely fracturable look-up table (LUT) that enables Arria GX FPGAs to pack logic without wasting logic resources. The ALM fracturability provides the much needed flexibility to map any digital design efficiently. Each ALM consists of eight inputs, two dedicated adders, two registers, and two outputs, as shown in Figure 1. Table 1 describes the features of the ALM and Figure 2 shows the various configurations the ALM supports.

Figure 1. Arria GX ALM

Figure 1. Arria GX ALM

Table 1. Available Arria GX Features Per ALM
Features Description
8-Input Fracturable LUT The fracturable LUT can implement a full 6-input LUT, select 7-input LUTs, or two independent outputs of multiple combinations of smaller LUT sizes for efficient logic packing.
Two  Dedicated Full Adders Allow for two bits of addition per ALM or a single ternary adder without additional resources.
Two Dedicated Registers Optimal register-to-logic ratio for register-rich applications.
Two Outputs The inputs of a single ALM can be flexibly divided between the two output functions, allowing wide input functions to run fast and narrow input functions to efficiently use remaining resources.

Figure 2. Arria GX ALM Configurations for High Efficiency

Figure 2. Arria GX ALM Configurations for High Efficiency

The MultiTrack Interconnect

Arria GX FPGAs also leverage the MultiTrack interconnect technology. This technology consists of continuous, performance-optimized routing lines of different lengths used for communication within and between distinct design blocks. 

The MultiTrack interconnect technology shown in Figure 3 is used in Arria GX FPGAs to:

  • Provide the industry's best connectivity by providing more accessibility to any surrounding LABs with fewer connections, thus improving performance and lowering power
  • Avoid area congestion to provide better logic packing

Figure 3. Arria GX FPGA MultiTrack Interconnect Connectivity

Figure 3. Arria GX FPGA MultiTrack Interconnect Connectivity

Arria GX Logic Structure Benefits

  • Overall reduction in the number of logic levels required by packing more combinational logic efficiently
  • Fully integrated with Quartus® II software to optimally utilize the 8-input fracturable LUT in the ALM and the routing interconnect architecture in the core
  • Ultimately lowers costs for implementation of large digital designs in a smaller area

Related Links

  • Arria GX FPGAs
  • Arria GX Overview
  • Getting Started with Arria GX FPGAs
  • Arria GX Design Resources
  • Arria GX Architecture (PDF) chapter of the Arria GX Device Handbook (PDF)
  • PCI Express
  • Gigabit Ethernet
  • Serial ReapidIO
  • XAUI 
  • SDI
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates