FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Designing Arria GX FPGAs with Quartus II Software

Home > Products > Devices > Arria (GX) > Overview > Software

Next Steps

  • Download Software
  • View Webcast
  • Get Reference Design

Buy Now

  • Purchase Dev Kits
  • Purchase Devices

Support

  • Get Device Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Email Updates

Quartus® II software delivers the tools and productivity needed for Arria® GX FPGA designs. Quartus II software allows you to exceed your signal integrity targets and complete your design faster for Arria GX FPGAs. Advanced place-and-route technology, physical synthesis, and the TimeQuest timing analyzer help you quickly close timing. More details are available in the Quartus II Development Software Handbook.

The Leader in Productivity for Transceiver-Based FPGA Designs

Quartus II software can dramatically improve your productivity compared to traditional high-density FPGA design flows by using the following productivity-enhancing features:

  • SOPC Builder is a system-level tool that eliminates mundane and error-prone system integration tasks and allows you to build systems in minutes. Integrate your custom logic and protocol-specific intellectual property (IP) cores without having to manually specify all of the interconnects.
  • TimeQuest timing analyzer is an ASIC-strength timing analyzer with native support for the industry-standard SDC timing constraints format. The TimeQuest timing analyzer offers an easy-to-use GUI, SDC editor, and tool command language (Tcl) console to quickly and easily create timing constraints. In addition, the TimeQuest timing analyzer offers fast, interactive timing analysis and reporting to quickly and accurately reach timing closure.
  • Push-button physical synthesis technology and the automated Design Space Explorer (DSE) simplify design optimization.
  • Extensive cross-probing support between tools helps identify and correct design issues.
  • Quartus II software can perform up-front I/O assignment and validation (PDF) so you can begin PCB layout earlier in the design process. You can now change and validate pin assignments at any time without performing a design compilation. The new Quartus II pin planner feature makes it easy to make and manage pin assignments. I/O assignment analysis assists in ensuring optimal signal integrity for your design.
  • Complete command-line and Tcl scripting interfaces give you advanced scripting capabilities.
  • Industry-leading compile times in Quartus II software are the lowest in the industry.
  • Memory requirements in Quartus II software typically are half those required by competing solutions, allowing you to avoid an "out of memory" error during compilation.
  • Quartus II software is now built in 32-bit and 64-bit versions for Windows operating systems. Quartus II 64-bit application software allows you to take advantage of computers with more than 4 Gbytes of memory when running Windows XP professional x64.
  • Verification solutions include the following features:
    • Capability to update memory and constants in-system without reconfiguring the device. 
    • SignalTap® II embedded logic analyzer and support for integration with external logic analyzers.
    • Integration with all leading third-party EDA verification tools and methodologies.

Getting Started With Arria GX FPGAs and Quartus II Software

Arria GX devices are supported in the Quartus II Web Edition software version 7.1. Download the Quartus II Web Edition software and start designing for Arria GX FPGAs today.

Related Links

  • Quartus II Software
  • Read What Our Customers Are Saying
  • Introduction to the Quartus II Software (PDF)
  • Quartus II Development Software Handbook 
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates