Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 High-End FPGAs
      About Stratix Series
   Stratix IV (E and GX)
   Stratix III (L and E)
   Stratix II (and GX)
   Stratix (and GX)
  
 Midrange FPGAs
   Arria (GX)
  
 Low-Cost FPGAs
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLDs
   MAX II (and G, Z)
   MAX 3000A
  
 ASICs
      About HardCopy Series
   HardCopy IV (E and GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 Device-Specific Offerings
   RoHS Compliant
      Extended Temperature
      Industrial Temperature
      Military Temperature
      Automotive Temperature
  
 Configuration Devices
   Enhanced Configuration
   Serial Configuration
  
 Mature Products
      Product Listing
  

Classic Device Family

The Classicâ„¢ device provides 300 to 900 usable gates with propagation delay speeds as low as 10ns and internal counter rates as high as 100MHz.

Table 1 outlines the highlights of the Classic device family.

classic chip
Table 1. Classic Device Feature Highlights
Feature Benefit
300 to 900 usable gates Multiple density options
16-macrocell, 22-pin devices to 48-macrocell, 68-pin devices Pin-to-pin logic ratios for a wide variety of uses
100% transistor-to-transistor logic (TTL) emulation Easy integration of multiple PAL- and GAL-type devices
Single arrays of globally connected logic Low-cost solution for low-density applications
"Zero-power" mode: draws microampere of current at standby Ideal for low-power applications

Related Links

  Please Give Us Feedback