FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Power-Up Sequencing

Home > Products > Devices > MAX II (and G, Z) > Applications > Power-Up Sequencing

Related Links

  • MAX II and MAX Design Examples
  • AN 286: Implementing LED Drivers in MAX & MAX II Devices (PDF)
  • MAX II Applications

MAX® II CPLDs are optimized for control path applications such as power-up sequencing, which includes multi-voltage system power up and system reset, and chip-select generation. These two applications are often integrated into a single non-volatile, instant-on device.

Multi-voltage system power-up requires a device to be instantly on and ready to manage the power-up sequence for other devices on the PCB. As board density and the number of power planes on a board increases, the complexity of the power-up sequencing also increases. MAX II CPLDs can easily manage the power-up sequencing for all levels of system complexity.

Table 1 describes some MAX II CPLD features that serve these power-up sequencing needs.

Table 1. MAX II CPLD Application Solutions: Power-Up Sequencing    

Features

Benefits

Instant-On

Instant-on performance allows MAX II CPLDs to power up first and manage the start sequences for other devices.

MultiVolt Core

MultiVolt core allows you to select the most convenient supply voltage for your system: 3.3 V, 2.5 V, or 1.8 V.

Lowest Cost per I/O Pin

MAX II CPLDs are the ideal solution for the high pin count requirements of power-up sequencing, offering the lowest cost per I/O pin.

Re-Programmability

MAX II CPLD re-programmability provides the greatest flexibility to support last-minute changes that occur after the board is laid out.

Figure 1 illustrates a typical MAX II CPLD power-up sequencing application. Multiple power rails support different devices, and control logic is needed to manage the complete power-up sequence of each device. To ensure that accidental driving of these signals does not occur during power up, the MAX II CPLD is also used to control critical bus signals until the power up is complete. The JTAG port monitors the power-up sequence, storing errors and information upon power up. It can also be used to set break points in the power-up sequencing, which is useful during the debug phase.

Figure 1. Multi-Voltage System Power-Up Management Using a MAX II CPLD

 

As shown in Figure 2, the MAX II CPLD monitors the addition or removal of boards to the backplane. The high-current output drives enable signal LEDs to directly indicate which boards are plugged in while the user flash memory logs this information for diagnostic purposes. The MAX II CPLD provides a low-cost, single-chip solution by integrating flash memory on-chip.

The MAX II CPLD family also supports hot socketing for additional flexibility. These devices can be plugged into and out of a live system without damage. MAX II CPLDs are an optimal solution for controlling the power-up sequencing for plug-in boards.

Figure 2. Board Swapping Management and Monitoring

Note:

  1. UFM: user flash memory
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates