Literature Licensing Buy On-Line Download Entire Site Part Number Knowledge DB

Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line

Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature

High-End FPGAs       About Stratix Series    Stratix IV (E and GX)    Stratix III (L and E)    Stratix II (and GX)    Stratix (and GX)     Midrange FPGAs    Arria (GX)     Low-Cost FPGAs    Cyclone III    Cyclone II    Cyclone     CPLDs    MAX II (and G, Z)        Overview           Applications           Design Resources           Literature           Getting Started    MAX 3000A     ASICs       About HardCopy Series    HardCopy IV (E and GX)    HardCopy III    HardCopy II    HardCopy Stratix     Device-Specific Offerings    RoHS Compliant       Extended Temperature       Enhanced Temperature       Military Temperature     Configuration Devices    Enhanced Configuration    Serial Configuration     Mature Products       Product Listing

Home > Products > Devices > MAX II (and G, Z) > Literature Print This Page Subscribe to Email Literature: MAX II Devices The MAX® II Device Handbook is comprised of the MAX II family data sheet along with detailed information on how to use MAX II features. Other topics include PCB layout guidelines, user flash memory, in-system programmability, and design considerations. To view the entire handbook, click the MAX II Device Handbook (All Sections) link below. Get more information on MAX II Pin-Outs. Check the Knowledge Database for Known Issues with the MAX II Handbook. MAX II Device Handbook (All Sections) (4 MB) Section I. MAX II Device Family Data Sheet (1 MB) Chapter 1. Introduction (ver 1.8, Oct 2008, 100 KB) Chapter 2. MAX II Architecture (ver 2.2, Oct 2008, 431 KB) Chapter 3. JTAG and In-System Programmability (ver 1.6, Oct 2008, 128 KB) Chapter 4. Hot Socketing and Power-On Reset in MAX II Devices (ver 2.1, Oct 2008, 160 KB) Chapter 5. DC and Switching Characteristics (ver 2.4, Nov 2008, 574 KB) Chapter 6. Reference and Ordering Information (ver 1.5, Oct 2008, 79 KB) Section II. PCB Layout Guidelines (714 KB) Chapter 7. Package Information (ver 2.1, Oct 2008, 572 KB) Chapter 8. Using MAX II Devices in Multi-Voltage Systems (ver 1.7, Oct 2008, 171 KB) Section III. User Flash Memory (985 KB) Chapter 9. Using User Flash Memory in MAX II Devices (ver 1.8, Oct 2008, 667 KB) Chapter 10. Replacing Serial EEPROMs with MAX II User Flash Memory (ver 1.5, Oct 2008, 328 KB) Section IV. In-System Programmability (840 KB) Chapter 11. In-System Programmability Guidelines for MAX II Devices (ver 1.7, Oct 2008, 156 KB) Chapter 12. Real-Time ISP and ISP Clamp for MAX II Devices (ver 1.6, Oct 2008, 215 KB) Chapter 13. IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices (ver 1.7, Oct 2008, 298 KB) Chapter 14. Using Jam STAPL for ISP via an Embedded Processor (ver 1.8, Oct 2008, 255 KB) Chapter 15. Using the Agilent 3070 Tester for In-System Programming (ver 1.5, Oct 2008, 132 KB) Section V. Design Considerations (433 KB) Chapter 16. Understanding Timing in MAX II Devices (ver 2.1, Oct 2008, 169 KB) Chapter 17. Understanding and Evaluating Power in MAX II Devices (ver 2.1, Oct 2008, 299 KB) Related Documentation by Document Types Data Sheets Altera Device Package Information Data Sheet (ver 15.2, Sep 2008, 3 MB) MAX II Development Board Data Sheet (ver 1.1, Jul 2005, 289 KB) User Guides MAX II Development Kit Getting Started User Guide (ver 1.1, Jul 2005, 345 KB) Application Notes AN 386: Using the Parallel Flash Loader with the Quartus II Software (ver 4.1, May 2008, 1 MB) Flash Memory ( 873 bytes) Nios Design ( 567 KB) AN 485: Serial Peripheral Interface Master in MAX II CPLDs (ver 1.0, Dec 2007, 117 KB) AN 485 Design Example ( 305 KB) AN 486: SPI to I2C Using MAX II CPLDs (ver 1.0, Dec 2007, 144 KB) AN 486 Design Example ( 385 KB) AN 487: SPI to I2S Using MAX II CPLDs (ver 1.0, Dec 2007, 138 KB) AN 487 Desgin Example ( 589 KB) AN 488: Stepper Motor Controller Using MAX II CPLDs (ver 1.0, Dec 2007, 100 KB) AN 488 Design Example ( 350 KB) AN 489: Using the UFM in MAX II Devices (ver 1.0, Dec 2007, 161 KB) AN 489 Design Example ( 551 KB) AN 490: MAX II CPLDs as Voltage Level Shifters (ver 1.0, Dec 2007, 323 KB) AN 490 Design Example ( 147 KB) AN 491: Auto Start Using MAX II CPLDs (ver 1.0, Dec 2007, 119 KB) AN 491 Design Example ( 245 KB) AN 492: CF+ Interface Using MAX II CPLDs (ver 1.0, Dec 2007, 145 KB) AN 492 Design Example ( 346 KB) AN 493: I2C Battery Gauge Interface Using MAX II CPLDs (ver 1.0, Dec 2007, 171 KB) AN 493 Design Example ( 465 KB) AN 494: GPIO Pin Expansion Using I2C Bus Interface in MAX II CPLDs (ver 1.0, Dec 2007, 193 KB) AN 494 Design Example ( 273 KB) AN 495: IDE/ATA Controller Using MAX II CPLDs (ver 1.0, Dec 2007, 155 KB) AN 495 Design Example ( 418 KB) AN 496: Using the Internal Oscillator in MAX II CPLDs (ver 1.0, Dec 2007, 362 KB) AN 496 Design Example ( 230 KB) AN 497: LCD Controller Using MAX II CPLDs (ver 1.0, Dec 2007, 133 KB) AN 497 Design Example ( 2 MB) AN 498: LED Blink Using Auto Stop and Auto Start in MAX II CPLDs (ver 1.0, Dec 2007, 104 KB) AN 498 Design Example ( 168 KB) AN 499: Mobile SDRAM Interface Using MAX II CPLDs (ver 1.0, Dec 2007, 109 KB) AN 499 Design Example ( 450 KB) AN 500: NAND Flash Memory Interface with MAX II CPLDs (ver 1.0, Dec 2007, 137 KB) AN 500 Design Example ( 187 KB) AN 501: Pulse Width Modulation Using MAX II CPLDs (ver 1.0, Dec 2007, 104 KB) AN 501 Design Example ( 279 KB) AN 502: Implementing an SMBus Controller in MAX II CPLDs (ver 1.0, Dec 2007, 129 KB) AN 502 Design Example ( 2 MB) AN 509: Multiplexing SDIO Devices Using MAX II CPLDs (ver 1.0, Dec 2007, 198 KB) AN 509 Design Example ( 721 KB) AN 286: Implementing LED Drivers in MAX and MAX II Devices (ver 2.3, Oct 2008, 164 KB) AN 425: Using Command-Line Jam STAPL Solution for Device Programming (ver 2.1, Aug 2008, 439 KB) AN 114: Designing with High-Density BGA Packages for Altera Devices (ver 5.1, Dec 2007, 574 KB) AN 484: SMBus for GPIO Pin Expansion in MAX II CPLDs (ver 1.0, Dec 2007, 120 KB) AN 484 Design Example ( 2 MB) AN 428: MAX II CPLD Design Guidelines (ver 1.1, Dec 2007, 425 KB) AN 422: Power Management in Portable Systems Using MAX II CPLDs (ver 1.0, Jul 2006, 265 KB) AN 426: Using MAX II CPLDs as Analog Keyboard Encoders (ver 1.0, Jul 2006, 308 KB) AN 424: I/O Simulations Using HSPICE (ver 1.0, Jun 2006, 2 MB) AN 410: MAX II ISP Update with I/O Control & Register Data Retention (ver 1.0, Mar 2006, 126 KB) ISP SRAM Download Design Files ( 11 KB) AN 400: SMBus Interface for the User Flash Memory in MAX II Devices (ver 1.0, Sep 2005, 1 MB) SMBus (Read/Write/Erase) Design Files ( 8 KB) SMBus (Read Only) Design Files ( 8 KB) AN 265: Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander (ver 2.0, Mar 2004, 306 KB) AN 294: Crosspoint Switch Matrices in MAX II & MAX 3000A Devices (ver 2.0, Mar 2004, 205 KB) 16 x 16 Crosspoint Switch ( 6 KB) Customized Crosspoint Switch ( 7 KB) White Papers Controlling Analog Output From a Digital CPLD Using PWM (ver 1.0, Nov 2008, 181 KB) Developing Multipoint Touch Screens and Panels With CPLDs (ver 1.0, Nov 2008, 451 KB) Low-Cost Integration of Serial EEPROMs and Flash Memory Devices (ver 1.2, Mar 2008, 84 KB) Using Zero-Power CPLDs to Substantially Lower Power Consumption in Portable Applications (ver 1.1, Dec 2007, 676 KB) Reduce Total System Cost in Portable Applications Using MAX II CPLDs (ver 2.1, Dec 2007, 504 KB) Six Ways to Replace a Microcontroller With a CPLD (ver 1.1, Dec 2007, 800 KB) Reduce Total System Cost in Portable Applications Using MAX II CPLDs (ver 1.0, Jul 2006, 445 KB) MAX II I/O Characteristics During Hot Socketing (ver 1.0, Mar 2006, 463 KB) MAX Series Configuration Controller using Flash Memory (ver 1.0, Jun 2005, 130 KB) Reference Design ( 37 KB) Input Signal Edge Rate Guidance (ver 1.0, Jun 2005, 63 KB) FPGA Design Security Solution Using MAX II Devices (ver 1.0, Sep 2004, 52 KB) MAX II Logic Element to Macrocell Conversion Methodology (ver 1.0, Mar 2004, 72 KB) Brochures MAX IIZ CPLDs Brochure (ver 1.0, Dec 2007, 287 KB) Selector Guides Altera Product Catalog (ver 5.0, Jul 2008, 2 MB) MAX CPLD Series Package & I/O Matrix (ver 6.1, Dec 2007, 118 KB) Errata Sheets MAX II Device Family Errata Sheet (ver 1.3, Dec 2005, 136 KB) Technical Briefs TB 088: Extended Temperature Support for Cyclone II, Cyclone III, and MAX II Devices (ver 1.1, Oct 2008, 65 KB) Product Overview Multimedia Home Networking From Altera (ver 1.0, Jul 2007, 183 KB) Altera in Portable Entertainment (ver 1.0, May 2007, 226 KB) Altera in home appliances (ver 1.0, Nov 2008, 135 KB) MAX IIZ CPLDs in multi-point touch-screen reference design (ver 1.0, Nov 2008, 245 KB) MAX IIZ CPLDs for handset applications (ver 1.0, Dec 2007, 173 KB) MAX IIZ CPLDs for portable media players (ver 1.0, Dec 2007, 146 KB) MAX IIZ demo board (ver 1.0, Dec 2007, 157 KB) Altera in portable entertainment (ver 2.0, Dec 2007, 196 KB) Related Documentation by Solutions Power and Thermal Management MAX II and MAXIIZ PowerPlay Early Power Estimator (ver 8.1, Nov 2008, 419 KB)      PowerPlay Early Power Estimator User Guide For MAX II (10 bytes) TB 088: Extended Temperature Support for Cyclone II, Cyclone III, and MAX II Devices (ver 1.1, Oct 2008, 65 KB) Using Zero-Power CPLDs to Substantially Lower Power Consumption in Portable Applications (ver 1.1, Dec 2007, 676 KB) I/O Interfaces, Protocols and Signal Integrity Input Signal Edge Rate Guidance (ver 1.0, Jun 2005, 63 KB) DSP Altera in Portable Entertainment (ver 1.0, May 2007, 226 KB) Design Guidelines Six Ways to Replace a Microcontroller With a CPLD (ver 1.1, Dec 2007, 800 KB) Using Zero-Power CPLDs to Substantially Lower Power Consumption in Portable Applications (ver 1.1, Dec 2007, 676 KB) Development Kits Altera Product Catalog (ver 5.0, Jul 2008, 2 MB) End Applications Altera in Portable Entertainment (ver 1.0, May 2007, 226 KB) Automotive-Grade Device Handbook (ver 1.0, Feb 2008, 844 KB) Multimedia Home Networking From Altera (ver 1.0, Jul 2007, 183 KB) Altera in home appliances (ver 1.0, Nov 2008, 135 KB) Altera in portable entertainment (ver 2.0, Dec 2007, 196 KB) AN 286: Implementing LED Drivers in MAX and MAX II Devices (ver 2.3, Oct 2008, 164 KB) Controlling Analog Output From a Digital CPLD Using PWM (ver 1.0, Nov 2008, 181 KB) Developing Multipoint Touch Screens and Panels With CPLDs (ver 1.0, Nov 2008, 451 KB) MAX IIZ CPLDs for portable media players (ver 1.0, Dec 2007, 146 KB) Reduce Total System Cost in Portable Applications Using MAX II CPLDs (ver 2.1, Dec 2007, 504 KB) Rate This Page

Please Give Us Feedback

Home | Products | Support | End Markets | Technology Center | Education & Events | Corporate | Buy On-Line  Devices | Design Software | Intellectual Property | Design Services | Dev. Kits/Cables | Literature  Contact Us | Site Help | Site Map | Privacy | Legal Notice  Copyright © 1995-2008 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus and MegaCore are trademarks of Altera Corporation