FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Cyclone FPGA Family Overview

Home > Products > Devices > Cyclone > Overview

Altera's Cyclone® FPGA family provides the benefits of programmable logic at price points competitive with ASICs and ASSPs. Cyclone FPGAs are built from the ground up on a cost-optimized all-layer-copper 1.5-V SRAM process and based on extensive input from hundreds of customers. These low-cost devices provide high-volume application-focused features such as embedded memory, external memory interfaces, and clock management circuitry.

Table 1 outlines the Cyclone FPGA family members, features, and availability. Table 2 shows an overview of Cyclone device packaging and I/O pin counts. Table 3 shows the appropriate configuration devices to use for Cyclone FPGAs. Table 4 shows industrial temperature support for Cyclone FPGAs.

Table 1. Cyclone FPGA Family Overview
Feature EP1C3 EP1C4 EP1C6 EP1C12 EP1C20
LEs 2,910 4,000 5,980 12,060 20,060
M4K RAM Blocks (4 Kbits + Parity) 13 17 20 52 64
Embedded Memory (Kbits) 59 77 90 234 288
PLLs 1 2 2 2 2
Maximum User I/O Pins 104 301 185 249 301
Differential Channels 34 129 72 103 129
Availability Buy Now Buy Now Buy Now Buy Now Buy Now
Industrial and Automotive Temperature Yes (1) Yes Yes Yes Yes

Note:

  1. The EP1C3 device is also available in automotive-grade versions, which support an automotive temperature range of -40°C to +125°C.
Table 2. Cyclone FPGA Device Package and Maximum User I/O Pins
Package Size (mm x mm) EP1C3 EP1C4 EP1C6 EP1C12 EP1C20
100-Pin TQFP (1)
(16 x 16)
65        
144-Pin TQFP
(22 x 22)
104   98    
240-Pin PQFP (2)
(32 x 32)
    185 173  
256-Pin FineLine BGA (3)
(17 x 17)
    185 185  
324-Pin FineLine BGA
(19 x 19)
  249   249 233
400-Pin FineLine BGA
(21 x 21)
  301     301

Notes:

1. TQFP = thin quad flat pack
2. PQFP = plastic quad flat pack
3. BGA = ball-grid array

Table 3. Appropriate Configuration Devices for Cyclone FPGAs
Configuration Device Number of Devices
EP1C3 EP1C4 EP1C6 EP1C12 EP1C20
EPCS1 1 1 1 N/A N/A
EPCS4 1 1 1 1 1
EPC2  1 1 1 2 2
EPC4 1 1 1 1 1
EPC8 1 1 1 1 1
EPC16 1 1 1 1 1

 

Table 4. Cyclone Device Industrial Temperature Support
Device Package Speed Grade
EP1C3 100-pin TQFP
144-pin TQFP
-7
EP1C4 324-pin FBGA
400-pin FBGA
-7
EP1C6 144-pin TQFP
240-pin PQFP
256-pin FBGA
-7
EP1C12 240-pin PQFP
256-pin FBGA
324-pin FBGA
-7
EP1C20 324-pin FBGA
400-pin FBGA
-7

Related Links

  • Cyclone II FPGA
  • Cyclone III FPGA
  • Cyclone Device Family Data Sheet (PDF) in the Cyclone Device Handbook
  • Automotive-Grade Devices  
  • Performance in Low-Cost FPGA
  • Benchmarking Methodology
Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates