FPGA, CPLD, and ASIC solutions from Altera
  • Download Center
  • Literature
Sign in/register
myAltera Account
Welcome
  •   myAltera
  •   Logout
  • Products
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
    • Literature
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • DSP
    • External Memory
    • Embedded Processing
    • Transceivers
    • Parallel I/O
    • Signal Integrity
    • System Integration
  • Training
    • Training Courses
    • University Program
    • Webcasts & Videos
    • Demonstrations
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Database
    • Devices
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • User Communities/Forums
    • mySupport
  • About Altera
    • About Us
    • Environmental
    • Customer Successes
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy Online
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
  • Entire Site
  • Part Number
  • Knowledge Database
  • Support & Technical Docs
  • Forums & Wiki
Username:  
Password:  
 
Forgot my username or password
Don't have myAltera account? Register Now.
Enter your email address:

Differences between Cyclone II & Cyclone Devices

Home > Products > Devices > Cyclone II > Features > Differences between Cyclone II & Cyclone Devices

Next Steps

  • Download Software
  • Read Success Stories
  • View Webcast
  • Get Reference Design

Buy Now

  • Purchase Dev Kits
  • Purchase Devices

Support

  • Get Device Support
  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Literature
  • Get Handbook (PDF)
  • Get Data Sheet (PDF)
  • Get Email Updates
  • Get Product Catalog (PDF)

Following the tremendous success of the first-generation Cyclone™ device family, Cyclone II devices further expand the role of FPGAs in low-cost, high-volume applications in both new and existing FPGA markets. Cyclone II FPGAs offer logic densities up to 68,416 logic elements (LEs), new features such as 18x18 embedded multipliers, support for new external memory interfaces and new I/O standards, all at 30 percent lower cost than the equivalent first-generation Cyclone devices.

Feature Comparison

Cyclone II devices are manufactured on 300-mm wafers using TSMC's successful 90-nm, low-k dielectric process technology. With more than three times the logic density of first-generation Cyclone devices, Cyclone II devices offer the same powerful and versatile features found in Cyclone devices—including M4K RAM blocks, phase-locked loops (PLLs), and external memory interfaces—in addition to the new features outlined below. Table 1 compares the features offered by Cyclone II and Cyclone devices.

Table 1. Cyclone  II & Cyclone Feature Comparison  
Feature Device
Cyclone II Cyclone
Cost-Optimized Architecture
  • 30 percent lower cost  than Cyclone FPGAs (on a cost-per-LE basis)
  • Offers a mix of features, density, and performance at low cost
Process Technology
  • 90-nm, low-k dielectric process
  • Built on 300-mm wafers
  • 0.13-µm, FSG dielectric process 
  • Built on 300-mm wafers
Core Voltage
  • 1.2 V
  • 1.5 V
I/O Voltage
  • 1.5 V, 1.8 V, 2.5 V, 3.3 V
  • 1.5 V, 1.8 V, 2.5 V, 3.3 V
Logic Density
  • 4,608 to 68,416 LEs
  • 2,910 to 20,060 LEs
I/O Pin Count
  • 85 to 622
  • 65 to 301
Embedded Memory
  • 26 to 250 M4K RAM blocks, including 512 parity bits per block
  • Offers up to 1.1 Mbits of on-chip memory
  • 13 to 64 M4K RAM blocks, including 512 parity bits per block
  • Offers up to 288 Kbits of on-chip memory
External Memory Interface Support
  • Single data rate (SDR), double data rate (DDR), DDR2, QDRII
  • DDR, SDR
Digital Signal Processing (DSP) Implementation
  • Up to 150 embedded 18x18 multipliers (implemented using dedicated circuitry)
  • Up to 25 18x18 soft multipliers (implemented using LEs)
PLLs
  • 2 to 4 PLLs per device with up to 12 PLL outputs
  • 1 to 2 PLLs per device with up to 6 PLL outputs
Clock Networks
  • Up to 16 dedicated global clocks (GCLK) and 20 dual-purpose clocks per devices
  • Up to 8 global clock per device
 
I/O Standards Support
  • LVDS, mini-LVDS, LVPECL, RSDS, SSTL, HSTL, PCI, PCI-X, LVTTL, LVCMOS
  • LVDS, RSDS, SSTL, PCI, LVTTL, LVCMOS
 
Nios® II Embedded Processor Support
  • Yes
  • Yes
Packages
  • 144-pin TQFP
  • 208-pin PQFP
  • 240-pin PQFP
  • 256-pin FineLine BGA®
  • 484-pin Ultra FineLine BGA 
  • 484-pin FineLine BGA
  • 672-pin FineLine BGA
  • 896-pin FineLine BGA
  • 100-pin TQFP
  • 144-pin TQFP
  • 240-pin PQFP
  • 256-pin FineLine BGA
  • 324-pin FineLine BGA
  • 400-pin FineLine BGA

Table 2 summarizes how Cyclone II devices compare with Cyclone devices in terms of available logic resources.

Table 2: Cyclone II & Cyclone Device Family Comparison
Cyclone II Devices Cyclone Devices
Device LEs M4K RAM Blocks Total RAM Kbits PLLs Max. User I/O Pins Device LEs M4K RAM Blocks Total RAM Kbits PLLs Max. User I/O Pins
– – – – – – EP1C3 2,910 13 59,904 1 104
– – – – – – EP1C4 4,000 17 78,336 2 301
EP2C5 4,608 26 119,808 2 142 – – – – – –
– – – – – – EP1C6 5,980 20 92,160 2 185
EP2C8 8,256 36 165,888 2 182 – – – – – –
  – – – – – EP1C12 12,060 52 239,616 2 249
EP2C20 18,752 52 239,616 4 315 – – – – – –
– – – – – – EP1C20 20,060 64 294,912 2 301
EP2C35 30,216 105 483,840 4 475 – – – – – –
EP2C50 50,528 129 594,432 4 450 – – – – – –
EP2C70 68,416 250 1,152,000 4 622 – – – – – –

Embedded Multipliers

Cyclone II devices feature up to 150 18x18 embedded multipliers that are ideal for low-cost DSP applications such as consumer applications, wireless, and image processing. Cyclone II 18x18 embedded multipliers are capable of efficiently implementing common DSP functions such as FIR filters, FFTs, correlators, encoders/decoders, and numerically controlled oscillators (NCOs).

Capable of running at 250 MHz, the embedded multipliers in Cyclone II devices eliminate the performance bottleneck in complex arithmetic calculations and increase overall DSP system throughput. Cyclone II devices can be used as FPGA co-processors for DSP applications that offload complex arithmetic computations from the DSP processor and boost overall system performance for lower system costs. See the embedded multipliers page for more details.

External Memory Interfaces

Cyclone II and Cyclone devices provide ample embedded memory for many applications in low-cost products. However, some applications require external memory to address additional storage requirements. Cyclone II devices fulfill all the requirements for additional memory.

Cyclone II and Cyclone devices have been designed for reliable data transfer to and from external memory devices at high speed. They are designed to interoperate with DDR and SDR SDRAM devices. New with Cyclone II FPGAs is the support for DDR2 SDRAM devices and QDRII SRAM devices through a dedicated interface that ensures fast, reliable data transfer at up to 668 Mbps. See the external memory interface page for more information.

High Performance I/O Standards

Cyclone II devices support a variety of single-ended and differential I/O standards, giving designers more flexibility in designing their high-performance systems. New with Cyclone II FPGAs is the support for LVPECL, mini-LVDS, HSTL, and PCI-X I/O standards. Single-ended I/O standards are critical when working with advanced memory devices such as DDR/DDR2 SDRAM and QDRII SRAM.

Additional single-ended and differential I/O standards that Cyclone II FPGAs support include LVTTL, LVCMOS, PCI, SSTL, LVDS and RSDS. See the I/O standard page for more information.

Rate This Page


  • Product Selector
    • Compare Devices (Beta)
  • High-End FPGAs
    • About Stratix Series
    • Stratix IV (E, GX, GT)
      • Overview
        • Architecture
        • Density
        • Performance
        • Power
      • Transceivers (GX and GT)
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix III (L and E)
      • Overview
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Stratix II (and GX)
      • Stratix II
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix II GX
        • Overview
        • Design Utilities
        • Features
        • Literature
    • Stratix (and GX)
      • Stratix
        • Overview
        • Design Utilities
        • Features
        • Literature
      • Stratix GX
        • Overview
        • Design Utilities
        • Features
        • Literature
  • Midrange FPGAs
    • About Arria Series
    • Arria II GX
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Arria GX
      • Overview
        • Architecture
        • Software
      • Transceivers
      • Applications
      • Design Resources
      • Literature
      • Getting Started
  • Low-Cost FPGAs
    • About Cyclone Series
    • Cyclone IV (E and GX)
      • Overview
        • Architecture
        • Power
      • Transceivers
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone III (and LS)
      • Overview
        • Architecture
        • Power
        • Security
      • End Markets & Applications
      • Design Resources
      • Literature
      • Getting Started
    • Cyclone II
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Cyclone
      • Overview
      • Design Utilities
      • Features
      • Literature
  • CPLDs
    • About MAX Series
    • MAX II (and G, Z)
      • Overview
        • Architecture
        • Power
        • Unique Features
      • Applications
      • Design Resources
      • Literature
      • Getting Started
    • MAX 3000A
      • Overview
      • Design Utilities
      • Features
      • Literature
  • ASICs
    • About HardCopy Series
    • HardCopy IV (E and GX)
      • Overview
        • Power
        • SEU
        • Performance
      • Transceivers
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy III
      • Overview
        • Architecture
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
    • HardCopy II
      • Overview
        • Power
        • SEU
        • Performance
      • End Markets & Applications
      • Literature
      • Getting Started
  • Device-Specific Offerings
    • RoHS Compliant
      • Packaging Literature
    • Extended Temperature
    • Enhanced Temperature
    • Military Temperature
  • Configuration Devices
    • Enhanced Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
    • Serial Configuration
      • Overview
      • Design Utilities
      • Features
      • Literature
  • Mature Products
    • Product Listing
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2010 Altera Corporation. All Rights Reserved.
    Altera Forum
    Altera
    Forum
    Twitter
    Twitter
    RSS
    RSS
    Facebook
    Facebook
    Flickr
    Flickr
    YouTube
    YouTube
    Email Updates
    Email
    Updates