Altera Home Page
Literature Licensing
Buy On-Line Download

  Home   |   Products   |   Support   |   End Markets   |   Technology Center   |   Education & Events   |   Corporate   |   Buy On-Line  
  Devices   |   Design Software   |   Intellectual Property   |   Design Services   |   Dev. Kits/Cables   |   Literature  

 High-End FPGAs
      About Stratix Series
   Stratix IV (E and GX)
   Stratix III (L and E)
   Stratix II (and GX)
   Stratix (and GX)
  
 Midrange FPGAs
   Arria (GX)
  
 Low-Cost FPGAs
   Cyclone III
       Overview
          End Markets & Applications
          Design Resources
          Literature
          Getting Started
   Cyclone II
   Cyclone
  
 CPLDs
   MAX II (and G, Z)
   MAX 3000A
  
 ASICs
      About HardCopy Series
   HardCopy IV (E and GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 Device-Specific Offerings
   Lead-Free
      Extended Temperature
      Industrial Temperature
      Military Temperature
      Automotive Temperature
  
 Configuration Devices
   Enhanced Configuration
   Serial Configuration
  
 Mature Products
      Product Listing
  

Cyclone III FPGAs in Display Applications

Overview End Markets & Applications Design Resources Literature Getting Started

Cyclone® III FPGAs deliver an unprecedented combination of low-power, high functionality, and low cost. The Cyclone III family’s memory-rich architecture, embedded multipliers, integrated differential I/O, and enhanced phase-locked loops (PLLs) give you the flexibility to create a single platform for multiple product lines and image resolutions.

Take a look at some of the most significant Cyclone III FPGA display application advantages:

Table 1. Key Display Application Advantages of Cyclone III FPGAs
Feature Advantage
Abundant Memory and Multipliers
  • Efficient frame buffering
  • Optimized for HD line buffers
Flexible Column Driver Interface Support
  • Integrated differential buffers, including LVDS, mini-LVDS, reduced swing differential signaling (RSDS) and point-to-point differential signaling (PPDS)
  • Reduced I/O design effort and external components
Video and Image Processing (VIP) Suite
  • A suite of nine pre-optimized video and image intellectual property (IP) cores, including deinterlacer, scaler, and filters reduce time and effort to increase productivity
Flexible PLLs
  • Dynamic reconfigurable phase and frequency shifts to support multiple refresh rates
  • Up to 5 outputs per PLL to minimize number of PLLs required for display applications
  • PLL cascading to increase flexibility of multiplication and division factors
  • Supports low cost 5-MHz to high performance 440-MHz clock input frequencies
Low Power
  • Extends battery life for portable display applications

Typical LCD TV interface

The heart of the LCD HDTV is its image-processing and timing-control block. The image-processing block typically includes functions such as scan rate converter, frame rate converter, color decoder, motion detection, scalar, and deinterlacing. Cyclone III FPGAs offer a wide range of densities to support any display, from small or low-resolution displays all the way up to large or higher resolution displays.

Figure 1. Typical LCD TV Interface Block Diagram

Figure 1. Typical LCD TV Interface Block Diagram
View Full Size

Cyclone III FPGAs give you a single product family to generate logic for almost any small or large screen display, even HDTV with SD video input.

Get to market faster, lower your product cost, and increase your productivity over traditional design solutions with Cyclone III FPGAs. Table 2 provides links to just some of the resources available for designing display applications.

Table 2. Display Design Resources
Category Resource Description
Development Kit Resources
Devkit Icon Cyclone III FPGA Starter Kit This FPGA Starter kit is ideal for quick "out-of-the-box" evaluation experience. For display applications user I/O pins can be configured for LVDS, mini-LVDS, RSDS, or PPDS column driver interfaces.
Software and Intellectual Property Resources
DVD Icon Video and Image Processing IP Altera's Video and Image Processing suite of IP cores as well as H.264 and JPEG2000 encoders and decoders and image processing functions from a large eco-system of partner providers.
Memory Controllers Memory controller IP from Altera and partners for DDR, DDR2 and other popular external memory device interfaces
Nios® II Embedded Processor The world's most versatile processors supported by easy-to-use development tools and a portfolio of FPGA development kits.
VIP Post Processing Reference Design The video processing reference design shows how the cores provided in the Altera Video and Image Processing Suite can be used to create a complete video system. The design uses Altera's DSP Builder and SOPC Builder tools and several of the IP cores, including chroma resampler, color space converter, and scaler.
Video-on-Demand Resources
Camcorder Icon Develop a Display System Using New Low-Cost FPGAs 15-minute executive overview on the features and benefits of Cyclone III FPGAs for typical display applications, QuickCast video format.
White Papers
Book Icon Using Cyclone III FPGAs for Clearer LCD HDTV Implementation Provides an overview of how FPGAs can be used to create scalable image processing solutions to convert and map digital video signals onto the display panel while meeting the latest panel size and high definition video image quality requirements.
A Flexible Architecture to Drive Sharp Two-Way Viewing Angle and Standard LCDs An innovative architecture based on FPGAs and soft-core embedded processors that supports both standard and two-way viewing LCD products.
Satisfy the Demand for Rapid Feature Enhancement in Consumer Display Products Discusses how Cyclone III FPGAs can be used to rapidly implement new product features and enhancements in rapidly evolving consumer display products
Video and Image Processing Design Using FPGAs Looks at the trends in video and image processing that are forcing developers to re-examine the architectures they have used in the past.

View the Cyclone III Design Resource Center and Literature Center.

Related Links

 

Next Steps

Buy Now

Support

Documentation

  Please Give Us Feedback